{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:18:21Z","timestamp":1725412701836},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2003.1183477","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T14:55:21Z","timestamp":1065020121000},"page":"225-230","source":"Crossref","is-referenced-by-count":2,"title":["Dual threshold voltage circuits in the presence of resistive interconnects"],"prefix":"10.1109","author":[{"given":"P.","family":"Larsson-Edefors","sequence":"first","affiliation":[]},{"given":"D.","family":"Eckerbert","sequence":"additional","affiliation":[]},{"given":"H.","family":"Eriksson","sequence":"additional","affiliation":[]},{"given":"L.J.","family":"Svensson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"journal-title":"Fundamentals of Modern VLSI Devices","year":"1998","author":"taur","key":"ref11"},{"key":"ref12","first-page":"556","article-title":"An Investigation of Power Delay Trade-offs for Dual Vt CMOS Circuits","author":"wang","year":"1999","journal-title":"International Conference on Computer Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.1998.704750"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"ref3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1109\/LPE.2000.155286","article-title":"voltage dependent gate capacitance and its impact in estimating power and delay of cmos digital circuits with low supply voltage","author":"nose","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.1003727"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.736125"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"year":"2002","key":"ref2","article-title":"Device Research Group of the Department of E.E. and C.S"},{"journal-title":"Device Research Group of the Department of E E and C S","year":"2002","key":"ref1"},{"journal-title":"Low-Power CMOS VLSI Circuit Design","year":"2000","author":"roy","key":"ref9"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Trends and Technologies for VLSI Systems Design. ISVLSI 2003","acronym":"ISVLSI-03","location":"Tampa, FL, USA"},"container-title":["IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8431\/26555\/01183477.pdf?arnumber=1183477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:57:26Z","timestamp":1497574646000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2003.1183477","relation":{},"subject":[]}}