{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:57:43Z","timestamp":1759147063166},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2003.1183485","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T14:55:21Z","timestamp":1065020121000},"page":"246-249","source":"Crossref","is-referenced-by-count":22,"title":["Joint minimization of power and area in scan testing by scan cell reordering"],"prefix":"10.1109","author":[{"given":"S.","family":"Ghosh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Basu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.A.","family":"Touba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"77","article-title":"Minimized Power Consumption for Scan-Based BIST","author":"gestendorfer","year":"1999","journal-title":"Proc of Intl Test Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217536"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052337"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766696"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597219"},{"key":"ref5","article-title":"Joint Minimization of Power and Area in Scan Testing by Scan Cell Reordering","author":"ghosh","year":"2002","journal-title":"CERC Technical Report UT-CERC-TR-NAT02–1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743172"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19960638"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI. New Trends and Technologies for VLSI Systems Design. ISVLSI 2003","acronym":"ISVLSI-03","location":"Tampa, FL, USA"},"container-title":["IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8431\/26555\/01183485.pdf?arnumber=1183485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:24:52Z","timestamp":1489443892000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2003.1183485","relation":{},"subject":[]}}