{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:07:52Z","timestamp":1729663672647,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2004.1339515","type":"proceedings-article","created":{"date-parts":[[2004,10,4]],"date-time":"2004-10-04T18:08:32Z","timestamp":1096913312000},"page":"99-104","source":"Crossref","is-referenced-by-count":0,"title":["Behavioural scheduling to balance the bit-level computational effort"],"prefix":"10.1109","author":[{"given":"M.C.","family":"Molina","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Ruiz-Sautua","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.M.","family":"Mendias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Hermida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"Data path tradeoffs using MABAL","author":"ku?c?u?kc?akar","year":"1990","journal-title":"Proc of DAC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219057"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774661"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253618"},{"key":"6","article-title":"Low-power behavioural synthesis optimization using multiple precision arithmetic","author":"ercegovac","year":"1990","journal-title":"Proc of DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915122"},{"key":"4","article-title":"Data path construction and refinement","volume":"cad 5","author":"tsai","year":"1986","journal-title":"Proc ICCDCS"},{"key":"9","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1023\/A:1008017808032","article-title":"Heuristic loop-based scheduling and allocation for DSP synthesis with heterogeneous functional units","volume":"19","author":"chang","year":"1998","journal-title":"Journal of VLSI Signal Processing"},{"key":"8","article-title":"Combined word-length optimization and high-level synthesis of digital signal processing systems","author":"kum","year":"2001","journal-title":"IEEE Trans on CAD"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI","acronym":"ISVLSI-04","location":"Lafayette, LA, USA"},"container-title":["IEEE Computer Society Annual Symposium on VLSI"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9292\/29536\/01339515.pdf?arnumber=1339515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T10:35:08Z","timestamp":1497609308000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1339515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2004.1339515","relation":{},"subject":[]}}