{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:28:00Z","timestamp":1730276880170,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2004.1339519","type":"proceedings-article","created":{"date-parts":[[2004,10,4]],"date-time":"2004-10-04T18:08:32Z","timestamp":1096913312000},"page":"127-132","source":"Crossref","is-referenced-by-count":4,"title":["Logical effort based design exploration of 64-bit adders using a mixed dynamic-CMOS\/threshold-logic approach"],"prefix":"10.1109","author":[{"given":"P.","family":"Celinski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Al-Sarawi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Abbott","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Cotofana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Vassiliadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"1666","article-title":"Application of logical effort techniques for speed optimization and analysis of representative adders","volume":"2","author":"dao","year":"2001","journal-title":"Proc Thirty-fifth Asilomar Conferenceon Signals Systems and Computers 2001"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010742"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046254"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206239"},{"key":"7","first-page":"362","article-title":"A sub-nanosecond 0.5?m 64b adder design","author":"naffziger","year":"1996","journal-title":"International Solid State Circuits Conference Digest of Technical Papers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015063"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030271"},{"year":"0","author":"horowitz","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.508261"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207688"},{"key":"11","first-page":"213","article-title":"A high-performance 64-bit adder implemented in output prediction logic","author":"sun","year":"2001","journal-title":"Proc Conf Advanced Res VLSI"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"12"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI","acronym":"ISVLSI-04","location":"Lafayette, LA, USA"},"container-title":["IEEE Computer Society Annual Symposium on VLSI"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9292\/29536\/01339519.pdf?arnumber=1339519","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:59:20Z","timestamp":1489456760000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1339519\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2004.1339519","relation":{},"subject":[]}}