{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:28:08Z","timestamp":1730276888236,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2004.1339555","type":"proceedings-article","created":{"date-parts":[[2004,10,4]],"date-time":"2004-10-04T14:08:32Z","timestamp":1096898912000},"page":"275-276","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid parallel counters - domino and threshold logic"],"prefix":"10.1109","author":[{"given":"T.D.","family":"Townsend","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Celinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.F.","family":"Al-Sarawi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.J.","family":"Liebelt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"126","article-title":"On parallel digital multipliers","volume":"1","author":"dadda","year":"1990","journal-title":"Computer Arithmetic"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010742"},{"key":"1","article-title":"A logical effort based delay model of charge recycling threshold logic gates","author":"celinski","year":"2003","journal-title":"Proc ProRISC Workshop on Circuits Systems and Signal Processing Veldhoven Netherlands"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/12.660163"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219146"},{"key":"8","article-title":"A hybrid approach for multiplier design","author":"townsend","year":"2004","journal-title":"Great Lakes Symposium on VLSI"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI","acronym":"ISVLSI-04","location":"Lafayette, LA, USA"},"container-title":["IEEE Computer Society Annual Symposium on VLSI"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9292\/29536\/01339555.pdf?arnumber=1339555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:48:31Z","timestamp":1489441711000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1339555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2004.1339555","relation":{},"subject":[]}}