{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:57:13Z","timestamp":1759147033537,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isvlsi.2004.1339558","type":"proceedings-article","created":{"date-parts":[[2004,10,4]],"date-time":"2004-10-04T18:08:32Z","timestamp":1096913312000},"page":"281-284","source":"Crossref","is-referenced-by-count":7,"title":["Scan cell ordering for low power BIST"],"prefix":"10.1109","author":[{"given":"M.","family":"Bellos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Bakalis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Nikolos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1999.757369"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279338"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966687"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937824"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639699"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"journal-title":"Design-for-test for Digital IC's and Embedded Core Systems","year":"1999","author":"crouch","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041838"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041833"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1049\/ip-cdt:20000537","article-title":"Minimisation of power dissipation during test application in full-scan sequential circuits using primary input freezing","volume":"147","author":"nicolici","year":"2000","journal-title":"IEE Proc Comput Digit Tech"},{"key":"8","doi-asserted-by":"crossref","first-page":"911","DOI":"10.1109\/43.931040","article-title":"Reduction of power consumption in scan-based circuits during test application by an input control technique","volume":"20","author":"huang","year":"2001","journal-title":"IEEE Trans on CAD"}],"event":{"name":"IEEE Computer Society Annual Symposium on VLSI","acronym":"ISVLSI-04","location":"Lafayette, LA, USA"},"container-title":["IEEE Computer Society Annual Symposium on VLSI"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9292\/29536\/01339558.pdf?arnumber=1339558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T10:35:09Z","timestamp":1497609309000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1339558\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2004.1339558","relation":{},"subject":[]}}