{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:47:58Z","timestamp":1729637278974,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/isvlsi.2013.6654628","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:23:30Z","timestamp":1384208610000},"page":"90-95","source":"Crossref","is-referenced-by-count":4,"title":["STAIRoute: Global routing using monotone staircase channels"],"prefix":"10.1109","author":[{"given":"Bapi","family":"Kar","sequence":"first","affiliation":[]},{"given":"Susmita","family":"Sur-Kola","sequence":"additional","affiliation":[]},{"given":"Chittaranjan","family":"Mandal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"1533","article-title":"Efficient network flow based min-cut balanced partitioning","volume":"15","author":"yang","year":"1996","journal-title":"IEEE Trans Computer-Aided Des Integrated Circuits and Systems"},{"key":"17","first-page":"524","article-title":"The cycle structure of channel graphs in non-sliceable floorplans and a unified algorithm for feasible routing order","author":"sur-kolay","year":"1991","journal-title":"Proc of IEEE International Conference on Computer Design (ICCD)"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/43.97621"},{"key":"15","doi-asserted-by":"crossref","first-page":"1066","DOI":"10.1109\/TCAD.2008.923255","article-title":"High-performance Routing at the Nanometer Scale","volume":"27","author":"roy","year":"2008","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2219-2"},{"key":"13","article-title":"FastRoute: A Step to Integrate Global Routing into Placement","author":"pan","year":"0","journal-title":"Proc of IEEE International Conference on Computer Aided Design (ICCAD) November 2006"},{"journal-title":"Rev-4 5","year":"2006","author":"floorplanner","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1188275.1188282"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1145\/1497561.1497575","article-title":"BoxRouter 2.0: A Hybrid and Robust Global Router with Layer Assignment for Routability","volume":"14","author":"cho","year":"2009","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"3","first-page":"696","article-title":"FLUTE: Fast lookup table based wire length estimation technique","author":"chu","year":"2004","journal-title":"Proc of International Conference on Computer-Aided Design"},{"key":"2","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1109\/TCAD.2008.917590","article-title":"Fashion: A Fast and Accurate Solution to Global Routing Problem","volume":"27","author":"cao","year":"2008","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126604001854"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"7","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1007\/978-3-642-31494-0_37","article-title":"A Faster Hierarchical Balanced Bipartitioner for VLSI Floorplans using Monotone Staircase Cuts, Proc. Of VDAT 2012","volume":"7373","author":"kar","year":"2012","journal-title":"Lecture Notes in Computer Science (LNCS)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1137\/0130013"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/544536.544537"},{"journal-title":"Introduction to Algorithms","year":"2009","author":"cormen","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013891"}],"event":{"name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2013,8,5]]},"location":"Natal, Brazil","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6646390\/6654605\/06654628.pdf?arnumber=6654628","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:46:06Z","timestamp":1498095966000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6654628\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2013.6654628","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}