{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:09:31Z","timestamp":1729674571651,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/isvlsi.2013.6654629","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T17:23:30Z","timestamp":1384190610000},"page":"96-101","source":"Crossref","is-referenced-by-count":2,"title":["A novel tool flow for increased routing configuration similarity in multi-mode circuits"],"prefix":"10.1109","author":[{"given":"Brahim Al","family":"Farisi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elias","family":"Vansteenkiste","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karel","family":"Bruneel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2003695.2003703"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"journal-title":"Two Flows for Partial Reconfiguration Module Based or Small Bit Manipulations","year":"0","key":"10"},{"journal-title":"Bleeding Edge Threats Website","year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.87"},{"journal-title":"An Analytical Model Describing the Performance of Application-specific Networks-on-chip on Field-programmable Gate Arrays","year":"2010","author":"lee","key":"5"},{"key":"4","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1007\/978-3-642-12133-3_20","article-title":"Troute: A reconfigurability-aware fpga router","author":"bruneel","year":"2010","journal-title":"Reconfigurable Computing Architectures Tools and Applications"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0131-0"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1145\/2068716.2068722","article-title":"Performance of partial reconfiguration in FPGA systems: A survey and a cost model","volume":"4","author":"papadimitriou","year":"2011","journal-title":"ACM Trans Reconfigurable Technol Syst"}],"event":{"name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2013,8,5]]},"location":"Natal, Brazil","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6646390\/6654605\/06654629.pdf?arnumber=6654629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T21:46:05Z","timestamp":1498081565000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6654629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2013.6654629","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}