{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:29:58Z","timestamp":1730276998192,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/isvlsi.2013.6654638","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:23:30Z","timestamp":1384208610000},"page":"230-235","source":"Crossref","is-referenced-by-count":0,"title":["Logic synthesis for manufacturability considering regularity and lithography printability"],"prefix":"10.1109","author":[{"given":"Lucas","family":"Machado","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinicius","family":"Dal Bem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesc","family":"Moll","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Gomez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2012.6403106"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147100"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1995.476932"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770762"},{"key":"12","first-page":"7275151","article-title":"Detecting Context Sensitive Hot Spots in Standard Cell Libraries","volume":"7275","author":"wuu","year":"2009","journal-title":"Proc Int Soc Opt Eng"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193833"},{"journal-title":"Nano-CMOS Design for Manufacturability Robust Circuit and Physical Design for Sub-65 nm Technology Nodes","year":"2009","author":"wong","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.50"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722294"},{"key":"7","first-page":"185","article-title":"Manufacturability and testability oriented synthesis","author":"shaik","year":"2000","journal-title":"Proceedings of 11th International Conference on VLSI Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694991"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.15"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268978"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1108"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560121"}],"event":{"name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2013,8,5]]},"location":"Natal, Brazil","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6646390\/6654605\/06654638.pdf?arnumber=6654638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T02:43:23Z","timestamp":1490237003000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6654638\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2013.6654638","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}