{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T06:29:58Z","timestamp":1725776998276},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/isvlsi.2013.6654639","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T17:23:30Z","timestamp":1384190610000},"page":"236-241","source":"Crossref","is-referenced-by-count":5,"title":["Iterative remapping respecting timing constraints"],"prefix":"10.1109","author":[{"given":"Lucas","family":"Machado","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mayler G. A.","family":"Martins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinicius","family":"Callegaro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016636"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"},{"journal-title":"Advanced ASIC Chip Synthesis Using Synopsys Design Compiler Physical Compiler and PrimeTime","year":"2001","author":"bhatnagar","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647772"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2012.6403106"},{"journal-title":"Static Timing Analysis for Nanometer Designs A Practical Approach","year":"2009","author":"bhasker","key":"16"},{"key":"13","first-page":"354","article-title":"Combinational and sequential mapping with priority cuts","author":"mishchenko","year":"2007","journal-title":"Proceedings of Int'l Conference on Computer-Aided Design"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456946"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275118"},{"key":"12","first-page":"143","article-title":"Factor cuts","author":"chatterjee","year":"2006","journal-title":"Proceedings of Int'l Conference on Computer-Aided Design"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.15"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114926"},{"key":"20","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1145\/157485.164581","article-title":"technology mapping for low power","author":"tiwari","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2572-8","author":"kunz","year":"1997","journal-title":"Reasoning in Boolean Networks"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"1"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"10"},{"key":"7","first-page":"15","article-title":"Scalable Logic Synthesis using a Simple Circuit Structure","author":"mishchenko","year":"2006","journal-title":"Proc Int l Workshop Logic Synthesis"},{"key":"6","first-page":"438","article-title":"Implicit enumeration of structural changes in circuit optimization","author":"kravets","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"5","first-page":"616","article-title":"Combining technology mapping with post-placement resynthesis for performance optimization","author":"lu","year":"1998","journal-title":"IEEE Int Conf Computer Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.728916"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219019"},{"key":"8","first-page":"17","article-title":"It Is Better to Run Iterative Resynthesis on Parts of the Circuit","author":"fis?er","year":"2010","journal-title":"Proc Int l Workshop Logic Synthesis"}],"event":{"name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2013,8,5]]},"location":"Natal, Brazil","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6646390\/6654605\/06654639.pdf?arnumber=6654639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T21:46:07Z","timestamp":1498081567000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6654639\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2013.6654639","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}