{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:30:03Z","timestamp":1730277003267,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/isvlsi.2013.6654649","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T17:23:30Z","timestamp":1384190610000},"page":"221-222","source":"Crossref","is-referenced-by-count":2,"title":["A yield-driven regular layout synthesis"],"prefix":"10.1109","author":[{"given":"Cristina","family":"Meinhardt","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1561\/1000000015"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/MDT.2010.50"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/5.915374"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/FPT.2002.1188690"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ASPDAC.2011.5722217"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/981066.981087"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TVLSI.2012.2214491"},{"key":"4","article-title":"Layout printability verification and physical design regularity: Roadmap enablers for the next decade","author":"capodieci","year":"0","journal-title":"Proc EDPS 2006"},{"year":"2011","key":"9"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ICECS.2007.4511234"},{"key":"11","first-page":"207","article-title":"FinFETs for nanoscale CMOS digital integrated circuits","volume":"2005","author":"king","year":"2005","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design Digest of Technical Papers ICCAD"},{"key":"12","article-title":"Low Power, Area Efficient FinFET Circuit Design","author":"wang","year":"0","journal-title":"Proc World Congress on Engineering and Computer Science 0ctober 2009"}],"event":{"name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2013,8,5]]},"location":"Natal, Brazil","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6646390\/6654605\/06654649.pdf?arnumber=6654649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T22:43:36Z","timestamp":1490222616000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6654649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2013.6654649","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}