{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,29]],"date-time":"2025-05-29T10:26:56Z","timestamp":1748514416202,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/isvlsi.2013.6654656","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:23:30Z","timestamp":1384208610000},"page":"182-187","source":"Crossref","is-referenced-by-count":11,"title":["A novel optimization method for reversible logic circuit minimization"],"prefix":"10.1109","author":[{"given":"Matthew","family":"Morrison","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nagarajan","family":"Ranganathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"183","article-title":"Binary decision diagrams based on single and multiple generalized Shannon expansions","author":"kerntopf","year":"0","journal-title":"Proc 6th International Symposium on Representations and Methodology of Future Computing Technology Trier Germany March 2003"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811448"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996789"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269099"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386463"},{"journal-title":"Reversible logic synthesis","year":"2003","author":"maslov","key":"13"},{"key":"14","first-page":"318","article-title":"A transformation based algorithm for reversible logic synthesis","author":"miller","year":"0","journal-title":"Proc Des Autom Conf Jun 2003"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.53.2855"},{"key":"12","article-title":"Logic synthesis of reversible wave cascades","author":"mishchenko","year":"0","journal-title":"Proc Int Workshop Logic Synthesis Jun 2002"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.40"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871622"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796569"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270207"},{"key":"24","first-page":"270","article-title":"BDD-based synthesis of reversible logic for large functions","author":"dreschler","year":"0","journal-title":"Proc of the Design Automation Conference July 2009"},{"key":"25","first-page":"1","article-title":"Research and implementation of reversible logic synthesis algorithm in digital system","author":"yuan","year":"0","journal-title":"CAIDCD Nov 2006"},{"key":"26","first-page":"2541","article-title":"Reversible Logic Synthesis Based on a Modified Tabulation Method","author":"lu","year":"2011","journal-title":"ICMT"},{"key":"27","first-page":"1","article-title":"Reversible Logic Synthesis from Positive Davio Trees of Logic Functions","author":"yakahashi","year":"0","journal-title":"Tencon 2009 January 2009"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081399"},{"key":"29","first-page":"2416","article-title":"A Constructive Algorithm for Reversible Logic Synthesis","author":"yang","year":"0","journal-title":"IEEE Congress on Evolutionary Computation July 2006"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.21236\/ADA082021","author":"toffoli","year":"1980","journal-title":"Reversible computing"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"10","first-page":"974","article-title":"Design of a Novel Reversible Multiplier Circuit using HNG Gate in Nanotechnology","volume":"3","author":"haghparast","year":"2008","journal-title":"World Appl Sci J"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2010.47"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.62.2124"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/BF01886518"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.61"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/BF02650179"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120777"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1098\/rspa.1989.0099"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.32.3266"},{"key":"8","first-page":"27","article-title":"A Universal Architecture for Multiplevalued Reversible Logic","volume":"5","author":"picton","year":"2000","journal-title":"MVL Journal"}],"event":{"name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2013,8,5]]},"location":"Natal, Brazil","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6646390\/6654605\/06654656.pdf?arnumber=6654656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T13:14:35Z","timestamp":1564665275000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6654656\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2013.6654656","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}