{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:07:35Z","timestamp":1725664055266},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/isvlsi.2013.6654657","type":"proceedings-article","created":{"date-parts":[[2013,11,11]],"date-time":"2013-11-11T22:23:30Z","timestamp":1384208610000},"page":"188-193","source":"Crossref","is-referenced-by-count":5,"title":["Neutron-induced single event effects analysis in a SAR-ADC architecture embedded in a mixed-signal SoC"],"prefix":"10.1109","author":[{"given":"Lucas","family":"Tambara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Rech","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiago","family":"Balen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Lubaszewski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Integrated Converters","year":"2001","author":"jespers","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"11","first-page":"89","article-title":"A ?? A\/D Converter Insensitive to SEU effects","author":"cortes","year":"0","journal-title":"Proc 8th International On-Line Testing Workshop Porto Alegre Nov 2002"},{"journal-title":"130nm BSIM3 Model Card for Bulk CMOS [Online]","year":"2012","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/23.124138"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2002.1036911"},{"journal-title":"System-on-Chip (SoC) Development [Online]","year":"2007","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.902349"},{"journal-title":"Cyclone V FPGAs [Online]","year":"2012","key":"7"},{"journal-title":"Zynq-7000 Extensible Processing Platform [Online]","year":"2012","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1659219"},{"key":"4","first-page":"237","article-title":"Evaluation of a Soft Error Tolerance Technique Based on Time and or Hardware Redundancy","author":"anghel","year":"0","journal-title":"Proc IEEE Integrated Circuits and Systems Design Manaus Sept 2000"},{"journal-title":"SmartFusion Customizable System-on-Chip [Online]","year":"2011","key":"9"},{"journal-title":"Programmable System-on-Chip [Online]","year":"2013","key":"8"}],"event":{"name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2013,8,5]]},"location":"Natal, Brazil","end":{"date-parts":[[2013,8,7]]}},"container-title":["2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6646390\/6654605\/06654657.pdf?arnumber=6654657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T02:43:48Z","timestamp":1490237028000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6654657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isvlsi.2013.6654657","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}