{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T09:55:23Z","timestamp":1766138123605,"version":"3.37.3"},"reference-count":194,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T00:00:00Z","timestamp":1656633600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,7]]},"DOI":"10.1109\/isvlsi54635.2022.00060","type":"proceedings-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T21:31:53Z","timestamp":1667511113000},"page":"273-278","source":"Crossref","is-referenced-by-count":5,"title":["Heterogeneous Data-Centric Architectures for Modern Data-Intensive Applications: Case Studies in Machine Learning and Databases"],"prefix":"10.1109","author":[{"given":"Geraldo F.","family":"Oliveira","sequence":"first","affiliation":[{"name":"ETH Z&#x00FC;rich"}]},{"given":"Amirali","family":"Boroumand","sequence":"additional","affiliation":[{"name":"Google"}]},{"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[{"name":"University of Illinois Urbana-Champaign"}]},{"given":"Juan","family":"Gomez-Luna","sequence":"additional","affiliation":[{"name":"ETH Z&#x00FC;rich"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Z&#x00FC;rich"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"journal-title":"DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks","year":"2021","author":"Oliveira","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3110993"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-90385-9_5"},{"journal-title":"A Modern Primer on Processing in Memory","year":"2021","author":"Mutlu","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2934048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323476"},{"key":"ref9","article-title":"Research Problems and Opportunities in Memory Systems","author":"Mutlu","year":"2014","journal-title":"SUPERFRI"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474073"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT49148.2020.9196490"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4939-2163-8_6"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2577557"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322266"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00053"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715270"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317984"},{"key":"ref23","article-title":"GraphQ: Scalable PIM-Based Graph Processing","author":"Zhuo","year":"2019","journal-title":"MICRO"},{"key":"ref24","article-title":"GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing","author":"Dai","year":"2018","journal-title":"IEEE TCAD"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00076"},{"key":"ref26","article-title":"SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems","author":"Besta","year":"2021","journal-title":"MICRO"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818982"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287637"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3177916"},{"key":"ref31","article-title":"Distributed Graph Processing System and Processing-in-Memory Architecture with Precise Loop-Carried Dependency Guarantee","author":"Zhuo","year":"2021","journal-title":"TOCS"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30695-7_2"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00055"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319483"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2017.8064464"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287711"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00077"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3003982"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240312"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422801"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"journal-title":"Mitigating Edge Machine Learning Inference Bottlenecks: An Empirical Study on Accelerating Google Edge Models","year":"2021","author":"Boroumand","key":"ref45"},{"volume-title":"Practical Mechanisms for Reducing Processor-Memory Data Movement in Modern Workloads","year":"2020","author":"Boroumand","key":"ref46"},{"key":"ref47","article-title":"A lynm 1.25V 8Gb, 16Gb\/s\/Pin GDDR6-Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications","author":"Lee","year":"2022","journal-title":"ISSCC"},{"key":"ref48","article-title":"25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2 TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications","author":"Kwon","year":"2021","journal-title":"ISSCC"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"ref50","article-title":"Near-Memory Processing in Action: Accelerating Personalized Recommendation with AxDIMM","author":"Ke","year":"2021","journal-title":"IEEE Micro"},{"key":"ref51","article-title":"184QPS\/W 64Mb\/mm2 3D Logic-to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System","author":"Niu","year":"2022","journal-title":"ISSCC"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3369391"},{"key":"ref53","article-title":"Memory-Centric Accelerator Design for Convolutional Neural Networks","author":"Peemen","year":"2013","journal-title":"ICCD"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297291"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196029"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322237"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3011265"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857044"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00070"},{"key":"ref62","article-title":"TRiM: Enhancing Processor-Memory Interfaces with Scalable Tensor Reduction in Memory","author":"Park","year":"2021","journal-title":"MICRO"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643573"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446763"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3169423"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00029"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00079"},{"key":"ref68","article-title":"DUAL: Acceleration of Clustering Algorithms using Digital-Based Processing In-Memory","author":"Imani","year":"2020","journal-title":"MICRO"},{"key":"ref69","article-title":"MOUSE: Inference in Non-Volatile Memory for Energy Harvesting Applications","author":"Resch","year":"2020","journal-title":"MICRO"},{"key":"ref70","article-title":"TensorDIMM: A Practical Near-Memory Processing Architecture for Embeddings and Tensor Operations in Deep Learning","author":"Kwon","year":"2019","journal-title":"MICRO"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00017"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ICoIAS49312.2020.9081857"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00022"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.94"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2819190"},{"key":"ref76","article-title":"PIM-TGAN: A Processing-in-Memory Accelerator for Ternary Generative Adversarial Networks","author":"Rakin","year":"2018","journal-title":"ICCD"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218737"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1186\/s12864-018-4460-0"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1186\/s12864-018-4460-0"},{"key":"ref80","article-title":"Genome Read In-Memory (GRIM) Filter: Fast Location Filtering in DNA Read Mapping using Emerging Memory Technologies","author":"Kim","year":"2017","journal-title":"PSB"},{"key":"ref81","article-title":"Genome Read In-Memory (GRIM) Filter: Fast Location Filtering in DNA Read Mapping with Emerging Memory Technologies","author":"Kim","year":"2016","journal-title":"RECOMB"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-56258-2_3"},{"key":"ref83","article-title":"GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis","author":"Cali","year":"2020","journal-title":"MICRO"},{"key":"ref84","article-title":"GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis","author":"Ghiasi","year":"2022","journal-title":"ASPLOS"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527436"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317764"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824830"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-020-0825-3"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407590"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2020.2987527"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116303"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1145\/3383669.3398279"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586144"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045555"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3088396"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3013728"},{"key":"ref97","article-title":"GenCache: Leveraging In-Cache Operators for Efficient Sequence Alignment","author":"Nag","year":"2019","journal-title":"MICRO"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00022"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00028"},{"key":"ref100","article-title":"AQUOMAN: An Analytic-Query Offloading Machine","author":"Xu","year":"2020","journal-title":"MICRO"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00014"},{"journal-title":"Casper: Accelerating Stencil Computation Using Near-Cache Processing","year":"2021","author":"Denzler","key":"ref102"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2017.12"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00031"},{"key":"ref105","article-title":"NATSA: A Near-Data Processing Accelerator for Time Series Analysis","author":"Fernandez","year":"2020","journal-title":"ICCD"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317867"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1145\/3087556.3087582"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967940"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001154"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.37"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287656"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080233"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927081"},{"key":"ref115","article-title":"Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology","author":"Seshadri","year":"2017","journal-title":"MICRO"},{"key":"ref116","article-title":"Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges, Mechanisms, Evaluation","author":"Hsieh","year":"2016","journal-title":"ICCD"},{"journal-title":"Polynesia: Enabling Effective Hybrid Transactional\/ Analytical Databases with Specialized Hardware\/Software Co-Design","year":"2021","author":"Boroumand","key":"ref117"},{"journal-title":"In-DRAM Bulk Bitwise Execution Engine","year":"2019","author":"Seshadri","key":"ref118"},{"journal-title":"The Processing Using Memory Paradigm: In-DRAM Bulk Copy, Initialization, Bitwise AND and OR","year":"2016","author":"Seshadri","key":"ref119"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1016\/bs.adcom.2017.04.004"},{"journal-title":"Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM","year":"2016","author":"Seshadri","key":"ref121"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1145\/2771937.2771945"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29551-6_64"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342015"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.14778\/3368289.3368298"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1145\/3177917"},{"key":"ref128","article-title":"Optimizing Data Movement with Near-Memory Acceleration of In-Memory DBMS","author":"Lee","year":"2020","journal-title":"EDBT"},{"key":"ref129","article-title":"JAFAR: Near-Data Processing for Databases","author":"Babarinsa","year":"2015","journal-title":"SIGMOD"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/ICDEW53142.2021.00017"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903512"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00011"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00026"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00026"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218730"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3017595"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758660"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715108"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00087"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00078"},{"key":"ref141","article-title":"DRISA: A DRAM-Based Reconfigurable In-Situ Accelerator","author":"Li","year":"2017","journal-title":"MICRO"},{"key":"ref142","article-title":"RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization","author":"Seshadri","year":"2013","journal-title":"MICRO"},{"key":"ref143","article-title":"FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching","author":"Wang","year":"2020","journal-title":"MICRO"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2990599"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132427"},{"journal-title":"Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture","year":"2021","author":"G\u00f3mez-Luna","key":"ref148"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1109\/IGSC54211.2021.9651614"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3174101"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2972528"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON47005.2019.8983627"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00048"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0059-3"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"volume-title":"Edge TPU","key":"ref156"},{"volume-title":"NVIDIA Jetson Nano","key":"ref157"},{"volume-title":"Intel Movidius Neural Compute Stick","key":"ref158"},{"journal-title":"Long Short-Term Memory Based Recurrent Neural Network Architectures for Large Vocabulary Speech Recognition","year":"2014","author":"Sak","key":"ref159"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8682336"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/ASRU46091.2019.9003906"},{"journal-title":"Exploring Architectures, Data and Units for Streaming End-to-End Speech Recognition with RNN-Transducer","year":"2018","author":"Rao","key":"ref162"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298935"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298878"},{"journal-title":"JESD235B: High Bandwidth Memory (HBM) DRAM","year":"2018","key":"ref165"},{"journal-title":"HMC Specification 2.0","year":"2014","author":"Memory","key":"ref166"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00019"},{"journal-title":"TitAnt: Online Real-Time Transaction Fraud Detection in Ant Financial","year":"2019","author":"Cao","key":"ref169"},{"key":"ref170","doi-asserted-by":"publisher","DOI":"10.14778\/3229863.3229874"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2007.08.093"},{"key":"ref172","doi-asserted-by":"publisher","DOI":"10.14778\/2824032.2824071"},{"key":"ref173","article-title":"SnappyData: Streaming, Transactions, and Interactive Analytics in a Unified Engine","author":"Ramnarayan","year":"2016","journal-title":"CIDR"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1108\/09685220810862733"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1308\/rcsann.2014.96.5.400"},{"key":"ref176","article-title":"Big Data Stream Computing in Healthcare Real-Time Analytics","author":"Ta","year":"2016","journal-title":"ICCCBDA"},{"journal-title":"WiSer: A Highly Available HTAP DBMS for IoT Applications","year":"2019","author":"Barber","key":"ref177"},{"key":"ref178","doi-asserted-by":"publisher","DOI":"10.1145\/3097983.3098029"},{"key":"ref179","doi-asserted-by":"publisher","DOI":"10.14778\/2824032.2824071"},{"key":"ref180","doi-asserted-by":"publisher","DOI":"10.14778\/3415478.3415535"},{"volume-title":"Hybrid Transaction\/Analytical Processing Will Foster Opportunities for Dramatic Business Innovation","year":"2013","key":"ref181"},{"key":"ref182","doi-asserted-by":"publisher","DOI":"10.14778\/2536222.2536251"},{"journal-title":"Hybrid OLTP and OLAP","year":"2018","author":"Giceva","key":"ref183"},{"key":"ref184","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915231"},{"key":"ref185","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3035959"},{"key":"ref186","article-title":"Hybrid Transactional\/Analytical Processing: A Survey","author":"Ozcan","year":"2017","journal-title":"SIGMOD"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"ref188","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2011.5767867"},{"key":"ref189","doi-asserted-by":"publisher","DOI":"10.1145\/3183713.3196904"},{"key":"ref190","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE53745.2022.00270"},{"volume-title":"Polynesia - GitHub Repository","year":"2022","key":"ref191"},{"journal-title":"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottle-necks","year":"2021","author":"Boroumand","key":"ref192"},{"volume-title":"Google Neural Network Models for Edge Devices: Analyzing and Mitigating ML Inference Bottleneck - Talk at PACT 2021","author":"Oliveira","key":"ref193"},{"volume-title":"Polynesia: Enabling High-Performance and Energy-Efficient Hybrid Transactional\/Analytical Databases with Hard-ware\/Software Co-Design - Talk at ICDE 2022","author":"Oliveira","key":"ref194"}],"event":{"name":"2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2022,7,4]]},"location":"Nicosia, Cyprus","end":{"date-parts":[[2022,7,6]]}},"container-title":["2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9911984\/9911948\/09912106.pdf?arnumber=9912106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T02:25:06Z","timestamp":1706063106000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9912106\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7]]},"references-count":194,"URL":"https:\/\/doi.org\/10.1109\/isvlsi54635.2022.00060","relation":{},"subject":[],"published":{"date-parts":[[2022,7]]}}}