{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T17:40:18Z","timestamp":1780076418196,"version":"3.54.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,20]]},"DOI":"10.1109\/isvlsi59464.2023.10238551","type":"proceedings-article","created":{"date-parts":[[2023,9,6]],"date-time":"2023-09-06T17:23:19Z","timestamp":1694020999000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Efficient Hardware Design for the VVC Affine Motion Compensation Exploiting Multiple Constant Multiplication"],"prefix":"10.1109","author":[{"given":"Marcello M.","family":"Mu\u00f1oz","sequence":"first","affiliation":[{"name":"Federal University of Pelotas - UFPel,Graduate Program in Computing - PPGC Video Technology Research Group - ViTech,Pelotas,Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Denis","family":"Maass","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas - UFPel,Graduate Program in Computing - PPGC Video Technology Research Group - ViTech,Pelotas,Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Murilo","family":"Perleberg","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas - UFPel,Graduate Program in Computing - PPGC Video Technology Research Group - ViTech,Pelotas,Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luciano","family":"Agostini","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas - UFPel,Graduate Program in Computing - PPGC Video Technology Research Group - ViTech,Pelotas,Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marcelo","family":"Porto","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas - UFPel,Graduate Program in Computing - PPGC Video Technology Research Group - ViTech,Pelotas,Brazil"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","article-title":"Hardware design for the affine motion compensation of the vvc standard","author":"munoz","year":"2023","journal-title":"IEEE Latin American Symposium on Circuits and Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00030"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/SICE48898.2020.9240439"},{"key":"ref14","article-title":"Versatile video coding editorial refinements on draft 10","author":"bross","year":"2020","journal-title":"JVET-T2001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v16i2.327"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2018.8597040"},{"key":"ref2","author":"jvet","year":"0","journal-title":"Versatile Video Coding (VVC)"},{"key":"ref1","article-title":"Algorithm description for versatile video coding and test model 17 (vtm 17)","author":"browne","year":"2022","journal-title":"JVET-Z2002"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.893549"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP40778.2020.9190983"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref9","article-title":"Simplified affine motion estimation algorithm and architecture for the versatile video coding standard","author":"taranto","year":"2022","journal-title":"Ph D dissertation Politecnico di Torino"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS45839.2020.9069036"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2017.2699919"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v11i2.435"},{"key":"ref5","article-title":"Um esquema r&#x00E1;pido baseado em aprendizado de m&#x00E1;quina para a predi&#x00E7;&#x00E3;o interquadros do codificador de v&#x00ED;deo vvc","author":"gon\u00e7alves","year":"2021","journal-title":"Master&#x2019;s thesis Universidade Federal de Pelotas"}],"event":{"name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","location":"Foz do Iguacu, Brazil","start":{"date-parts":[[2023,6,20]]},"end":{"date-parts":[[2023,6,23]]}},"container-title":["2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10238464\/10238482\/10238551.pdf?arnumber=10238551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T18:01:57Z","timestamp":1695664917000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10238551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,20]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isvlsi59464.2023.10238551","relation":{},"subject":[],"published":{"date-parts":[[2023,6,20]]}}}