{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:34:36Z","timestamp":1772642076716,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,20]]},"DOI":"10.1109\/isvlsi59464.2023.10238578","type":"proceedings-article","created":{"date-parts":[[2023,9,6]],"date-time":"2023-09-06T17:23:19Z","timestamp":1694020999000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Exploiting Routing Asymmetry for APUF Implementation in FPGA: A Proof-of-Concept"],"prefix":"10.1109","author":[{"given":"Trishna","family":"Rajkumar","sequence":"first","affiliation":[{"name":"KTH Royal Institute of Technology,Stockholm,Sweden"}]}],"member":"263","reference":[{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CADGraphics.2013.22"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/864812"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3458843"},{"key":"ref4","author":"lavin","year":"2012","journal-title":"Using Hard Macros to Accelerate FPGA Compilation for Xilinx FPGAs"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3151966"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570548268"},{"key":"ref5","article-title":"Secure Lightweight Obfuscated Delay-based Physical Unclonable Function Design on FPGA","author":"ishak","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3206214"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_37"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132673"}],"event":{"name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","location":"Foz do Iguacu, Brazil","start":{"date-parts":[[2023,6,20]]},"end":{"date-parts":[[2023,6,23]]}},"container-title":["2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10238464\/10238482\/10238578.pdf?arnumber=10238578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T18:02:08Z","timestamp":1695664928000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10238578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,20]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isvlsi59464.2023.10238578","relation":{},"subject":[],"published":{"date-parts":[[2023,6,20]]}}}