{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T09:03:50Z","timestamp":1765357430665},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,20]]},"DOI":"10.1109\/isvlsi59464.2023.10238584","type":"proceedings-article","created":{"date-parts":[[2023,9,6]],"date-time":"2023-09-06T17:23:19Z","timestamp":1694020999000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["CellFlow: Automated Standard Cell Design Flow"],"prefix":"10.1109","author":[{"given":"H C","family":"Prashanth","sequence":"first","affiliation":[{"name":"IIIT-Bangalore,Bangalore,India"}]},{"given":"Prashanth","family":"Jonna","sequence":"additional","affiliation":[{"name":"IIIT-Bangalore,Bangalore,India"}]},{"given":"Madhav","family":"Rao","sequence":"additional","affiliation":[{"name":"IIIT-Bangalore,Bangalore,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00075"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2757036"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00049"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2757036"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3004616"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195069"},{"key":"ref7","article-title":"Algorithm Based Robust Transistor Sizing for Optimal Power-DelayDesigns in CMOS Digital VLSI Circuits","volume-title":"Master\u2019s thesis","author":"Gupta","year":"2019"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3136229"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1007\/978-3-642-17310-3_2","volume-title":"Cartesian Genetic Programming","author":"Miller","year":"2011"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1388969.1389075"}],"event":{"name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2023,6,20]]},"location":"Foz do Iguacu, Brazil","end":{"date-parts":[[2023,6,23]]}},"container-title":["2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10238464\/10238482\/10238584.pdf?arnumber=10238584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T23:36:32Z","timestamp":1709336192000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10238584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,20]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isvlsi59464.2023.10238584","relation":{},"subject":[],"published":{"date-parts":[[2023,6,20]]}}}