{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:43:00Z","timestamp":1767339780476},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,20]]},"DOI":"10.1109\/isvlsi59464.2023.10238664","type":"proceedings-article","created":{"date-parts":[[2023,9,6]],"date-time":"2023-09-06T17:23:19Z","timestamp":1694020999000},"source":"Crossref","is-referenced-by-count":2,"title":["3D-TTP: Efficient Transient Temperature-Aware Power Budgeting for 3D-Stacked Processor-Memory Systems"],"prefix":"10.1109","author":[{"given":"Sobhan","family":"Niknam","sequence":"first","affiliation":[{"name":"University of Amsterdam,Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yixian","family":"Shen","sequence":"additional","affiliation":[{"name":"University of Amsterdam,Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anuj","family":"Pathania","sequence":"additional","affiliation":[{"name":"University of Amsterdam,Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy D.","family":"Pimentel","sequence":"additional","affiliation":[{"name":"University of Amsterdam,Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","article-title":"Power density-aware resource management for heterogeneous tiled multicores","author":"khdr","year":"2016","journal-title":"TC"},{"key":"ref12","article-title":"Hotsniper: Sniper-based toolchain for many-core thermal simulations in open systems","author":"pathania","year":"2018","journal-title":"ESL"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3526241.3530309"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3023022"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342141"},{"key":"ref11","article-title":"Thermal safe power (tsp): Efficient power budgeting for heterogeneous manycore systems in dark silicon","author":"pagani","year":"2016","journal-title":"TC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3223046"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2633606"},{"key":"ref19","article-title":"Cacti 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref18","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Micro"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref7","article-title":"Gdp: A greedy based dynamic power budgeting method for multi\/many-core systems in dark silicon","author":"wang","year":"2018","journal-title":"TC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3532185"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"351","DOI":"10.7873\/DATE.2015.0724","article-title":"An Online Thermal-Constrained Task Scheduler for 3D Multi-Core Processors","author":"chien-hui liao","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref6","article-title":"T-tsp: Transient-temperature based safe power budgeting in multi-\/many-core processors","author":"niknam","year":"2021","journal-title":"ICCD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656103"}],"event":{"name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","location":"Foz do Iguacu, Brazil","start":{"date-parts":[[2023,6,20]]},"end":{"date-parts":[[2023,6,23]]}},"container-title":["2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10238464\/10238482\/10238664.pdf?arnumber=10238664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T18:02:00Z","timestamp":1695664920000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10238664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,20]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isvlsi59464.2023.10238664","relation":{},"subject":[],"published":{"date-parts":[[2023,6,20]]}}}