{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T07:45:49Z","timestamp":1774079149045,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,20]]},"DOI":"10.1109\/isvlsi59464.2023.10238679","type":"proceedings-article","created":{"date-parts":[[2023,9,6]],"date-time":"2023-09-06T17:23:19Z","timestamp":1694020999000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["A 3 TOPS\/W RISC-V Parallel Cluster for Inference of Fine-Grain Mixed-Precision Quantized Neural Networks"],"prefix":"10.1109","author":[{"given":"Alessandro","family":"Nadalini","sequence":"first","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}]},{"given":"Georg","family":"Rutishauser","sequence":"additional","affiliation":[{"name":"IIS Integrated Systems Laboratory, ETH Zurich,Switzerland"}]},{"given":"Alessio","family":"Burrello","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}]},{"given":"Nazareno","family":"Bruschi","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}]},{"given":"Angelo","family":"Garofalo","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}]},{"given":"Francesco","family":"Conti","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}]}],"member":"263","reference":[{"key":"ref1","first-page":"326","article-title":"Memory-Driven Mixed Low Precision Quantization for Enabling Deep Network Inference on Microcontrollers","volume-title":"Proceedings of Machine Learning and Systems","volume":"2","author":"Rusci"},{"issue":"1","key":"ref2","first-page":"6869","article-title":"Quantized Neural Networks: Training Neural Networks with Low Precision Weights and Activations","volume":"18","author":"Hubara","year":"2017","journal-title":"The Journal of Machine Learning Research"},{"key":"ref3","article-title":"Post training 4-bit quantization of convolutional networks for rapid-deployment","volume":"32","author":"Banner","year":"2019","journal-title":"Advances in Neural Information Processing Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731716"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref8","article-title":"Lattice sensAI stack-Accelerate Integration of Flexible, Low Power Inferencing at the Edge"},{"key":"ref9","article-title":"CMSIS-NN: Efficient Neural Network Kernels for Arm Cortex-M CPUs","author":"Lai","year":"2018","journal-title":"arXiv preprint arXiv:1801.06601"},{"key":"ref10","article-title":"ARM Helium"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2983648"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3387902.3394038"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3072337"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.000-5"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3114881"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3066883"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2019.00038"}],"event":{"name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","location":"Foz do Iguacu, Brazil","start":{"date-parts":[[2023,6,20]]},"end":{"date-parts":[[2023,6,23]]}},"container-title":["2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10238464\/10238482\/10238679.pdf?arnumber=10238679","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T23:37:24Z","timestamp":1709336244000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10238679\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,20]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isvlsi59464.2023.10238679","relation":{},"subject":[],"published":{"date-parts":[[2023,6,20]]}}}