{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:50:37Z","timestamp":1774716637914,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100009950","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100009950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100018693","name":"Horizon Europe","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018693","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130195","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Ultra-Low-Latency Data Link Layer TX Buffer Architecture for Wireless Communications"],"prefix":"10.1109","author":[{"given":"Hendrik","family":"Borchert","sequence":"first","affiliation":[{"name":"IHP - Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany"}]},{"given":"Karthik","family":"KrishneGowda","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany"}]},{"given":"Milos","family":"Krstic","sequence":"additional","affiliation":[{"name":"IHP - Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Thz technology: a roadmap towards thz communications and networking","volume-title":"ETSI, Tech. Rep. ETSI GR THz 001 V1.1.1","year":"2022"},{"key":"ref2","first-page":"160004","article-title":"6G Vision, Value, Use Cases and Technologies From European 6G Flagship Project Hexa-X","volume-title":"IEEE Access","volume":"9","author":"Uusitalo"},{"issue":"6","key":"ref3","doi-asserted-by":"crossref","first-page":"2419","DOI":"10.1016\/j.jksuci.2022.03.019","article-title":"Vision and research directions of 6G technologies and applications","volume":"34","author":"Abdel Hakeem","year":"2022","journal-title":"Journal of King Saud University-Computer and Information Sciences"},{"issue":"5","key":"ref4","first-page":"1310","article-title":"A Four-Channel Bidirectional D-Band Phased-Array Transceiver for 200 mathrmGb \/ mathrms 6G Wireless Communications in a 130-mathrmnm BiCMOS Technology","volume-title":"IEEE Journal of Solid-State Circuits","volume":"58","author":"Karakuzulu"},{"issue":"2","key":"ref5","first-page":"411","article-title":"A D-Band Joint Radar-Communication CMOS Transceiver","volume-title":"IEEE Journal of Solid-State Circuits","volume":"58","author":"Deng"},{"issue":"10","key":"ref6","first-page":"4541","article-title":"Millimeter-Wave and Terahertz Transceivers in SiGe BiCMOS Technologies","volume-title":"IEEE Transactions on Microwave Theory and Techniques","volume":"69","author":"Kissinger"},{"key":"ref7","first-page":"723","article-title":"The Role of AI in 6G MAC","volume-title":"2024 Joint European Conference on Networks and Communications & 6G Summit (EuCNC\/6G Summit)","author":"Valcarce"},{"issue":"4","key":"ref8","first-page":"122","article-title":"Machine Learning for 6G Wireless Networks: Carrying Forward Enhanced Bandwidth, Massive Access, and Ultrareliable\/Low-Latency Service","volume-title":"IEEE Vehicular Technology Magazine","volume":"15","author":"Du"},{"issue":"1","key":"ref9","first-page":"73","article-title":"Artificial Intelligence in Beyond 5G and 6G Reliable Communications","volume-title":"IEEE Internet of Things Magazine","volume":"5","author":"Nauman"},{"key":"ref10","first-page":"173508","article-title":"6G Architecture to Connect the Worlds","volume-title":"IEEE Access","volume":"8","author":"Ziegler"},{"key":"ref11","article-title":"A Comprehensive Survey on 6G Networks:Applications, Core Services, Enabling Technologies, and Future Challenges","author":"Shahraki","year":"2021","journal-title":"arXiv:2101.12475 [cs]"},{"issue":"12","key":"ref12","first-page":"1118","article-title":"60 GHz broadband MAC system design for cable replacement in machine vision applications","volume":"67","author":"Ehrig","year":"2013","journal-title":"AEU-International Journal of Electronics and Communications"},{"key":"ref13","first-page":"44489","article-title":"Data Link Layer Processor for 100 Gbps Terahertz Wireless Communications in 28 nm CMOS Technology","volume-title":"IEEE Access","volume":"7","author":"Lopacinski"},{"key":"ref14","first-page":"613","article-title":"An RLDRAM II Implementation of a 10 Gbps Shared Packet Buffer for Network Processing","volume-title":"Second NASA\/ESA Conference on Adaptive Hardware and Systems (AHS 2007)","author":"Toal"},{"issue":"12","key":"ref15","first-page":"76","article-title":"Gigabit Ethernet switches using a shared buffer architecture","volume-title":"IEEE Communications Magazine","volume":"41","author":"Lau"},{"key":"ref16","first-page":"169","article-title":"Designing a costumized Ethernet switch for safe hard real-time communication","volume-title":"2008 IEEE International Workshop on Factory Communication Systems","author":"Santos"},{"key":"ref17","article-title":"Hardware linked-list using FPGAs and optical central stage impairments in a sectored packet switch with an optical core (demonstrator)","author":"Dicorato","year":"2007"},{"key":"ref18","first-page":"951","article-title":"Deterministic High Density Packet-Buffer System for Low Cost Network Systems","volume-title":"2012 IEEE 26th International Conference on Advanced Information Networking and Applications","author":"Iwamoto"},{"key":"ref19","first-page":"171","article-title":"Design and Synthesis of a High-Speed Hardware Linked-List for Digital Image Processing","volume-title":"2008 Congress on Image and Signal Processing","volume":"4","author":"Xu"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","location":"Kalamata, Greece","start":{"date-parts":[[2025,7,6]]},"end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130195.pdf?arnumber=11130195","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:30:51Z","timestamp":1756355451000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130195\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130195","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}