{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:23Z","timestamp":1756357823823,"version":"3.44.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130205","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A Width-Configurable Hardware Approach for Accelerating Fixed-Point Simulation"],"prefix":"10.1109","author":[{"given":"Keyvan","family":"Shahin","sequence":"first","affiliation":[{"name":"Brandenburg University of Technology,Chair of Computer Engineering,Cottbus,Germany"}]},{"given":"Michael","family":"Huebner","sequence":"additional","affiliation":[{"name":"Brandenburg University of Technology,Chair of Computer Engineering,Cottbus,Germany"}]},{"given":"Christian","family":"Herglotz","sequence":"additional","affiliation":[{"name":"Brandenburg University of Technology,Chair of Computer Engineering,Cottbus,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2014.7115608"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00055"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2018.8645136"},{"article-title":"A Dynamically Reconfigurable NoC for Double-Precision Floating-Point FFT on FPGAs","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL)","author":"Thi","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS53924.2021.9665459"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/PBCS040E_ch8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.106"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s12190-024-02345-4"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511754661"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379052"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s13173-012-0092-4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH51176.2021.00033"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130205.pdf?arnumber=11130205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:30:56Z","timestamp":1756355456000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130205","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}