{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T19:09:33Z","timestamp":1763665773541,"version":"3.44.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130209","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["HMR-NEureka: Hybrid Modular Redundancy DNN Acceleration in Heterogeneous RISC-V SoCs"],"prefix":"10.1109","author":[{"given":"Luigi","family":"Ghionda","sequence":"first","affiliation":[{"name":"University of Bologna,Bologna,Italy"}]},{"given":"Riccardo","family":"Tedeschi","sequence":"additional","affiliation":[{"name":"University of Bologna,Bologna,Italy"}]},{"given":"Yvan","family":"Tortorella","sequence":"additional","affiliation":[{"name":"University of Bologna,Bologna,Italy"}]},{"given":"Arpan Suravi","family":"Prasad","sequence":"additional","affiliation":[{"name":"ETH Zürich,Zürich,Switzerland"}]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[{"name":"University of Bologna,Bologna,Italy"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna,Bologna,Italy"}]},{"given":"Francesco","family":"Conti","sequence":"additional","affiliation":[{"name":"University of Bologna,Bologna,Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MAES.2020.3008468"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250908"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2024.3349956"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11431-014-5565-6"},{"volume-title":"European Cooperation for Space Standardization (ECSS), ECSS-E-HB-20-40A - Engineering Techniques for Radiation Effects Mitigation in ASICs and FPGAs Handbook","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.paerosci.2023.100960"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.asej.2019.08.006"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00089"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3635161"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247945"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2077649"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CAHPC.2018.8645906"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS48895.2020.9073925"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3241154"},{"key":"ref15","first-page":"1","article-title":"Understanding Error Propagation in Deep Learning Neural Network (DNN) Accelerators and Applications","volume-title":"SC17: International Conference for High Performance Computing, Networking, Storage and Analysis","author":"Li"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2018.8515692"},{"key":"ref17","first-page":"1","article-title":"Sensitivity based Error Resilient Techniques for Energy Efficient Deep Neural Network Accelerators","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Choi"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00071"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3443718"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2022.3217841"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130209.pdf?arnumber=11130209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:30:57Z","timestamp":1756355457000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130209","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}