{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:34:24Z","timestamp":1773246864671,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130226","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["LISA: LLM Informed Systemverilog Assertion generation with RAG and Chain-of-Thought"],"prefix":"10.1109","author":[{"given":"Subhajit","family":"Paul","sequence":"first","affiliation":[{"name":"Indian Statistical Institute,Kolkata,India"}]},{"given":"Ansuman","family":"Banerjee","sequence":"additional","affiliation":[{"name":"Indian Statistical Institute,Kolkata,India"}]},{"given":"Sumana","family":"Ghosh","sequence":"additional","affiliation":[{"name":"Indian Statistical Institute,Kolkata,India"}]},{"given":"Sudhakar","family":"Surendran","sequence":"additional","affiliation":[{"name":"Texas Instruments,India"}]},{"given":"Raj Kumar","family":"Gajavelly","sequence":"additional","affiliation":[{"name":"IBM Systems,India"}]}],"member":"263","reference":[{"key":"ref1","article-title":"A survey on large language models for code generation","volume":"abs\/2406.00515","author":"Jiang","year":"2024","journal-title":"operatornameCoRR"},{"key":"ref2","article-title":"n12spec: Interactively translating unstructured natural language to temporal logics with large language models","author":"Cosler","year":"2023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3699598"},{"key":"ref4","article-title":"Automatic high-quality verilog assertion generation through subtask-focused fine-tuned 1 lms and iterative prompting","volume":"abs\/2411.15442","author":"Shahidzadeh","year":"2024","journal-title":"CoRR"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546729"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tifs.2024.3372809"},{"key":"ref7","article-title":"Towards improving verification productivity with circuitaware translation of natural language to systemverilog assertions","volume-title":"First International Workshop on Deep Learning-aided Verification","author":"Sun"},{"key":"ref8","article-title":"Using llms to facilitate formal verification of RTL","volume":"abs\/2309.09437","author":"Orenes-Vera","year":"2023","journal-title":"CoRR"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00130"},{"key":"ref10","article-title":"Opentitan"},{"key":"ref11","article-title":"Chain-of-thought prompting elicits reasoning in large language models","author":"Wei","year":"2023"},{"key":"ref13","article-title":"Claude ai","year":"2024"},{"key":"ref14","article-title":"Evaluating large language models trained on code","author":"Chen","year":"2021"},{"key":"ref15","article-title":"Large language models based automatic synthesis of software specifications","author":"Mandal","year":"2023"},{"key":"ref16","article-title":"Genai leap in formal verification testplanning","author":"Anshul Jain","year":"2024","journal-title":"DVCON India"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685967"},{"key":"ref18","article-title":"Verigen: A large language model for verilog code generation","author":"Thakur","year":"2023"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1109\/ICCD63220.2024.00033","article-title":"Autovcoder: A systematic framework for automated verilog code generation using llms","author":"Gao","year":"2024"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.18653\/v1\/D19-1410","article-title":"Sentence-bert: Sentence embeddings using siamese bert-networks","author":"Reimers","year":"2019"},{"key":"ref21","article-title":"The faiss library","volume":"abs\/2401.08281","author":"Douze","year":"2024","journal-title":"CoRR"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","location":"Kalamata, Greece","start":{"date-parts":[[2025,7,6]]},"end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130226.pdf?arnumber=11130226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:31:19Z","timestamp":1756355479000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130226","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}