{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:16Z","timestamp":1756357816936,"version":"3.44.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130238","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Quasi Fat Tree-based Formation of Micro-Programmable Processing Elements for Machine Learning Applications"],"prefix":"10.1109","author":[{"given":"Sepideh","family":"Kheirollahi","sequence":"first","affiliation":[{"name":"University of Tehran,School of Electrical and Computer Engineering,Tehran,Iran"}]},{"given":"Sinatra Babele","family":"Khanshan","sequence":"additional","affiliation":[{"name":"University of Tehran,School of Electrical and Computer Engineering,Tehran,Iran"}]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[{"name":"University of Tehran,School of Electrical and Computer Engineering,Tehran,Iran"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/3357375"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.21553\/rev-jec.147"},{"key":"ref3","article-title":"STRELA: Streaming elastic CGRA accelerator for embedded systems","author":"Vazquez","year":"2024","journal-title":"arXiv preprint arXiv:2404.12503"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TVLSI.2010.2044667"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/FPGA.1996.564843"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/DDECS50862.2020.9095688"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.3390\/electronics10060669"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1007\/s11265-017-1326-7"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/EWDTS63723.2024.10873627"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/HOTI.2014.19"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/3225058.3225144"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ACCESS.2020.3012084"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130238.pdf?arnumber=11130238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:31:29Z","timestamp":1756355489000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130238","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}