{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:21Z","timestamp":1756357821331,"version":"3.44.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130260","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["ASIC Design Flow Using Simulink and Cadence Digital IC Design Tools"],"prefix":"10.1109","author":[{"given":"Charanya K","family":"Rao","sequence":"first","affiliation":[{"name":"California State University - Long Beach,Department of Electrical Engineering,Long Beach,USA"}]},{"given":"Ashmitha","family":"Talluri","sequence":"additional","affiliation":[{"name":"California State University - Long Beach,Department of Electrical Engineering,Long Beach,USA"}]},{"given":"Ava","family":"Hedayatipour","sequence":"additional","affiliation":[{"name":"California State University - Long Beach,Department of Electrical Engineering,Long Beach,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2024.10779342"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2021.3095801"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2021.3062809"},{"key":"ref4","first-page":"1","article-title":"Iec\/ieee international standard-verilog(r) register transfer level synthesis","year":"2002","journal-title":"IEC 62142-2005 First edition 2005-06 IEEE Std 1364"},{"year":"2023","key":"ref5","article-title":"Generate HDL Code for Blocks Inside For Each subsystem"},{"journal-title":"HDL Code from Simulink Model","key":"ref6"},{"key":"ref7","first-page":"2025","article-title":"Matlab hdl coder"},{"article-title":"A digital design flow-from concept to rtl description, using mathworks and cadence\u2019s tools","year":"2022","author":"Concori","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2023.106050"},{"article-title":"Physical and Silicon Measures of Low Power Clock Gating Success: An Apple to Apple Case Study","year":"2007","author":"Pokhrel","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/INDICON.2015.7443501"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICEECCOT.2017.8284603"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372664"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-93820-2"},{"key":"ref15","article-title":"Designing Standard Cells ASICs with the ASIC Design Kit and Mentor Graphics Tools-Version 3.1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISENSE63713.2024.10872036"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527357"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-39284-0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICECA58529.2023.10394906"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISENSE63713.2024.10871975"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2695889"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130260.pdf?arnumber=11130260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:31:51Z","timestamp":1756355511000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130260\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130260","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}