{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:15Z","timestamp":1756357815195,"version":"3.44.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130272","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Tree Architecture for the Design of Static CMOS Magnitude Comparators"],"prefix":"10.1109","author":[{"given":"Constantinos","family":"Efstathiou","sequence":"first","affiliation":[{"name":"University of West Attica,Dept. of Informatics and Computer Engineering,Athens,Greece"}]},{"given":"John","family":"Liaperdos","sequence":"additional","affiliation":[{"name":"University of the Peloponnese,Dept. of Digital Systems,Sparta,Greece"}]},{"given":"Yiorgos","family":"Tsiatouhas","sequence":"additional","affiliation":[{"name":"University of Ioannina,Dept. of Computer Science and Engineering,Ioannina,Greece"}]}],"member":"263","reference":[{"year":"1999","author":"Ercegovac","article-title":"Introduction to Digital Systems","key":"ref1"},{"volume-title":"CMOS VLSI design: A Circuits and Systems Perspective","year":"2011","author":"Weste","key":"ref2"},{"year":"2019","author":"Hennessy","article-title":"Computer Architecture: A Quantitative Approach, 6th ed","key":"ref3"},{"key":"ref4","article-title":"High-Performance VLSI Signal Processing, Innovative Architectures and Algorithms","volume":"2","author":"Liu","year":"1998"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ICYCS.2008.137"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1049\/ip-cdt:19982348"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2002.807409"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1049\/el:20063083"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ISCAS.2006.1692701"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/tcsii.2007.899856"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ASSCC.2007.4425682"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCSII.2008.2008063"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISCAS.2010.5537827"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1002\/cta.720"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/VLSI-SoC54400.2022.9939570"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TVLSI.2012.2222453"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TCSII.2011.2180110"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ICECS.2018.8617949"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/PATMOS.2019.8862135"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TC.2005.26"},{"key":"ref21","article-title":"Binary adder architectures for cell-based VLSI and their synthesis","volume-title":"Hartung-Gorre Verlag","author":"Zimmermann","year":"1998"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130272.pdf?arnumber=11130272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:32:04Z","timestamp":1756355524000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130272","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}