{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:19:04Z","timestamp":1787012344680,"version":"build-2736575974"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130277","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["A 6T SRAM based reconfigurable in-memory XOR\/XNOR and accumulation architecture"],"prefix":"10.1109","author":[{"given":"Cheena","family":"Singhal","sequence":"first","affiliation":[{"name":"IIT Roorkee,India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sparsh","family":"Mittal","sequence":"additional","affiliation":[{"name":"IIT Roorkee,India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON52560.2021.9620429"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102276"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3005783"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-023-02481-5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID64188.2025.00038"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2981901"},{"key":"ref9","article-title":"A 101 TOPS\/W and 3.2 TOPS \/ mm^2 6T SRAM-Based Digital Compute-in-Memory Macro Featuring a Novel 2T Multiplier","author":"Tyagi","year":"2025","journal-title":"DATE"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3149818"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2024.106124"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2024.155346"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184455"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","location":"Kalamata, Greece","start":{"date-parts":[[2025,7,6]]},"end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130277.pdf?arnumber=11130277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:32:06Z","timestamp":1756355526000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130277","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}