{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:25Z","timestamp":1756357825464,"version":"3.44.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007309","name":"Applied Materials","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007309","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006470","name":"Aristotle University of Thessaloniki","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006470","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130283","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Parametric RISC-V Compliant Floating-Point Arithmetic and Conversion Circuits"],"prefix":"10.1109","author":[{"given":"Spyros","family":"Chalkias","sequence":"first","affiliation":[{"name":"National Technical University of Athens,Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anastasis","family":"Avgoustidis","sequence":"additional","affiliation":[{"name":"International Hellenic University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Noulis","sequence":"additional","affiliation":[{"name":"Aristotle University of Thessaloniki"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgios","family":"Keramidas","sequence":"additional","affiliation":[{"name":"Aristotle University of Thessaloniki"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasilis F.","family":"Pavlidis","sequence":"additional","affiliation":[{"name":"Aristotle University of Thessaloniki"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"IEEE Std 7542019","article-title":"IEEE Standard for Floating-Point Arithmetic","year":"2019","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2013.6621099"},{"key":"ref3","first-page":"829","article-title":"Reducing the energy consumption of embedded systems by integrating general purpose GPUs","volume-title":"Technische Universit\u00c3\u00a4t Dortmund, Tech. Rep","author":"Timm","year":"2010"},{"key":"ref4","first-page":"100450","article-title":"An FPU design template to optimize the accuracy-efficiency-area trade-off","volume":"29","author":"Zoni","year":"2021","journal-title":"Sustainable Computing: Informatics and Systems"},{"article-title":"DesignWare Library - Datapath and Building Block IP","year":"2024","author":"Synopsys","key":"ref5"},{"article-title":"Genus chipware ip components guide product version 23.1","year":"2024","author":"Cadence","key":"ref6"},{"volume-title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 20190608-Base-Ratified, RISC-V Foundation","year":"2019","author":"Waterman","key":"ref7"},{"journal-title":"IEEE Std 7542008","article-title":"IEEE Standard for Floating-Point Arithmetic","year":"2008","key":"ref8"},{"article-title":"HardFloat","year":"2015","author":"Hauser","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3044752"},{"article-title":"Fpnew: - new floating-point unit with transprecision capabilities","year":"2020","author":"Mach","key":"ref11"},{"key":"ref12","article-title":"Variable precision floating-point RISC-V coprocessor evaluation using lightweight software and compiler support","author":"Trevisan Jost","year":"2019","journal-title":"Variable Precision Floating-Point RISC-V Coprocessor Evaluation using Lightweight Software and Compiler Support"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3316279.3316285"},{"issue":"10","key":"ref14","doi-asserted-by":"crossref","DOI":"10.3390\/app8101985","article-title":"Effective implementation of edge-preserving filtering on cpu microarchitectures","volume":"8","author":"Maeda","year":"2018","journal-title":"Applied Sciences"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.845894"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130283.pdf?arnumber=11130283","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:32:20Z","timestamp":1756355540000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130283\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130283","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}