{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:18Z","timestamp":1756357818486,"version":"3.44.0"},"reference-count":34,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130287","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Majority Logic Modulo 2<sup>n<\/sup>-1 Adder Design"],"prefix":"10.1109","author":[{"given":"Constantinos","family":"Efstathiou","sequence":"first","affiliation":[{"name":"University of West Attica,Computer Engineering and Informatics,Athens,Greece"}]},{"given":"Ioannis","family":"Kouretas","sequence":"additional","affiliation":[{"name":"University of Patras,Electrical and Computer Engineering,Patras,Greece"}]},{"given":"Paris","family":"Kitsos","sequence":"additional","affiliation":[{"name":"University of Peloponnese,Electrical and Computer Engineering,Patras,Greece"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/b978-1-4377-7873-1.00001-2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/1\/004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.356375"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2167489"},{"issue":"3","key":"ref5","doi-asserted-by":"crossref","DOI":"10.3390\/jlpea10030028","article-title":"Rediscovering Majority Logic in the Post-CMOS Era: A Perspective from In-Memory Computing","volume":"10","author":"Reuben","year":"2020","journal-title":"Journal of Low Power Electronics and Applications"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2997369"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/mspec.2015.7226612"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1021\/nl4016107"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/mnl.2016.0535"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-17954-2"},{"key":"ref11","first-page":"39","article-title":"Single-Electron Majority Logic Circuits","volume-title":"IEICE technical report. Electron devices","volume":"97","author":"Iwamura","year":"1997"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2003.808507"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2000.884828"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.900683"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2020.106562"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1109\/TNANO.2023.3326199","article-title":"A Survey of Majority Logic Designs in Emerging Nanotechnologies for Computing","volume":"22","author":"Zhang","year":"2023","journal-title":"IEEE Transactions on Nanotechnology"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1201\/9781315275567"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2011.2158006"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2012.2213356"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2013.2261831"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/tmag.2016.2540600"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/arith.2016.14"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.04.005"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2696524"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2018.2811181"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/11496137_12"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-44223-1_6"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1142\/ACSET"},{"article-title":"Binary Adder Architectures for Cell-Based VLSI and their Synthesis","year":"1998","author":"Zimmerman","key":"ref29"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/arith.1999.762841"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/12.863036"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2021.103832"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2003.1231818"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.37"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130287.pdf?arnumber=11130287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:32:18Z","timestamp":1756355538000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130287","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}