{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:23Z","timestamp":1756357823204,"version":"3.44.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130297","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A Secure and Sustainable RISC-V Processor with Intrinsic PUF for Edge AI"],"prefix":"10.1109","author":[{"given":"Tarun","family":"Sharma","sequence":"first","affiliation":[{"name":"IIIT Delhi,Dept. Of Electronics and Communication Engineering,New Delhi,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deepank","family":"Grover","sequence":"additional","affiliation":[{"name":"IIIT Delhi,Dept. Of Electronics and Communication Engineering,New Delhi,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sujay","family":"Deb","sequence":"additional","affiliation":[{"name":"IIIT Delhi,Dept. Of Electronics and Communication Engineering,New Delhi,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"The economy of things: The next value lever for telcos","year":"2023","author":"Katigbak","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3394486.3406479"},{"article-title":"Standardizing Semiconductor Technology Stacks (SSTS)-A Path Towards Heterogeneous Compute Platforms","year":"2022","author":"Ragnarsson","key":"ref3"},{"article-title":"Chipmaker NXP confirms data breach involving customers\u2019 information","volume-title":"TechCrunch","author":"Page","key":"ref4"},{"key":"ref5","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","volume-title":"Proceedings of the 44th annual conference on Design automation-DAC \u201807","author":"Suh"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_27"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2022.108540"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558354"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-47648-1_29"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2890712"},{"article-title":"The RISC-V Instruction Set Manual: Volume I, User-Level ISA, Version 2.2","year":"2017","author":"Foundation","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527408"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00058"},{"key":"ref14","first-page":"1","article-title":"Vicuna: A Timing-Predictable RISCV Vector Coprocessor for Scalable Parallel Computation","volume-title":"33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)","volume":"196","author":"Platzer"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD57027.2022.00040"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558672"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2023.3333398"},{"article-title":"SRV32-Simple 3-stage pipeline RISC-V processor","year":"2024","author":"Hsu","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3350449"},{"article-title":"TSMC\u2019s Energy Demand Drives Taiwan\u2019s Geopolitical Future","year":"2024","author":"Fairley","key":"ref20"},{"article-title":"Verilator","year":"2024","author":"Snyder","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.3390\/s21186209"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3003684"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130297.pdf?arnumber=11130297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:32:29Z","timestamp":1756355549000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130297","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}