{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,23]],"date-time":"2026-08-23T18:30:07Z","timestamp":1787509807171,"version":"build-2736575974"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006041","name":"Innovate UK","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006041","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130308","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Microarchitecture Design and Benchmarking of Custom SHA-3 Instruction for RISC-V"],"prefix":"10.1109","author":[{"given":"Alperen","family":"Bolat","sequence":"first","affiliation":[{"name":"Queen’s University Belfast,Belfast,United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sakir","family":"Sezer","sequence":"additional","affiliation":[{"name":"Queen’s University Belfast,Belfast,United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kieran","family":"McLaughlin","sequence":"additional","affiliation":[{"name":"Queen’s University Belfast,Belfast,United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Henry","family":"Hui","sequence":"additional","affiliation":[{"name":"Queen’s University Belfast,Belfast,United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"217","volume-title":"Breakthrough aes performance with intel aes new instructions","volume":"12","author":"Akdemir","year":"2010"},{"key":"ref2","volume-title":"Armv8-a cryptographic extension"},{"key":"ref3","first-page":"1","article-title":"Lessons learned from designing a 65nm asic for evaluating third round sha-3 candidates","volume-title":"Third SHA-3 Candidate Conference","author":"G\u00fcrkaynak"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103444"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513111"},{"key":"ref6","first-page":"1","article-title":"Comparing hardware performance of round 3 sha-3 candidates using multiple hardware architectures in xilinx and altera fpgas","volume-title":"Ecrypt II Hash Workshop","volume":"2011","author":"Homsirikamol"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/WCNPS50723.2020.9263759"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2017ICP0019"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137009"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3390\/computation11080152"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC58585.2023.10257113"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.5753\/sbseg.2018.4266"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2700795"},{"key":"ref14","article-title":"Fair and comprehensive performance evaluation of 14 second round sha-3 asic implementations","volume-title":"The Second SHA-3 Candidate Conference","author":"Guo"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.84"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2015.7181868"},{"key":"ref17","volume-title":"Risc-v cryptography extensions standardisation work"},{"key":"ref18","volume-title":"Keccakcodepackage"},{"key":"ref19","volume-title":"Cryptographic algorithm validation program: Secure hashing"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref21","volume-title":"Risc-v tests"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref23","volume-title":"Cva6 v5.3.0"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","location":"Kalamata, Greece","start":{"date-parts":[[2025,7,6]]},"end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130308.pdf?arnumber=11130308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:32:43Z","timestamp":1756355563000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130308","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}