{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T21:30:19Z","timestamp":1773523819810,"version":"3.50.1"},"reference-count":38,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130310","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["SynAssert: Automated Synthesis of CSCA Leakage Patterns into Cost-Effective Security Assertions"],"prefix":"10.1109","author":[{"given":"Ali Azarpeyvand","family":"Azarpeyvand","sequence":"first","affiliation":[{"name":"Tallinn University of Technology,Tallinn,Estonia"}]},{"given":"Mohammad","family":"Eslami","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology,Tallinn,Estonia"}]},{"given":"Gert","family":"Jervan","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology,Tallinn,Estonia"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology,Tallinn,Estonia"}]},{"given":"Tara","family":"Ghasempouri","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology,Tallinn,Estonia"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3604803"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3645109"},{"key":"ref3","article-title":"Cache-timing attacks on aes","author":"Bernstein","year":"2005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"issue":"7","key":"ref5","first-page":"93","article-title":"Spectre Attacks: Exploiting Speculative Execution","volume":"62","author":"P. K","year":"2019","journal-title":"IEEE SP"},{"key":"ref6","first-page":"973","article-title":"Meltdown: Reading Kernel Memory from User Space","volume-title":"27th USENIX Security Symposium","author":"M. L"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/sp.2019.00087"},{"key":"ref8","first-page":"769","article-title":"Fallout: Reading kernel writes user space","volume-title":"Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security (CCS)","author":"Bulck"},{"key":"ref9","first-page":"6771","article-title":"NVLeak: Off-Chip Side-Channel attacks via Non-Volatile memory systems","volume-title":"32nd USENIX Security Symposium (USENIX Security 23)","author":"Wang"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214294"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSEC.2021.3055799"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-019-00075-9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS50862.2020.9095707"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"114085","DOI":"10.1016\/j.microrel.2021.114085","article-title":"Verifying cache architecture vulnerabilities using a formal security verification flow","volume":"119","author":"Ghasempouri","year":"2021","journal-title":"Microelectronics Reliability"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ets48528.2020.9131603"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DSD51259.2020.00043"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS52668.2021.9417071"},{"key":"ref18","volume-title":"SystemVerilog Assertions Handbook: For Formal and Dynamic Verification","author":"Dudani","year":"2015"},{"key":"ref19","article-title":"Rtl (register transfer level) semiconductor engineering","author":"Engineering","year":"2023","journal-title":"Knowledge Center"},{"key":"ref20","article-title":"UPPAAL 4.0","author":"Behrmann","year":"2006"},{"key":"ref21","first-page":"187","volume-title":"CAD for Hardware\/Software Security Verification","author":"Farahmandi"},{"key":"ref22","article-title":"Chair of VLSI Design, Diagnostics and Architecture","year":"2016","journal-title":"PoC Pile of Cores. Technische Universit\u00c3\u00a4t Dresden"},{"key":"ref23","article-title":"Papers of John von Neumann on Computing and Computer Theory","volume-title":"MA: MIT Press","author":"von Neumann"},{"key":"ref24","article-title":"Cache missing for fun and profit","volume-title":"Presented at BSDCan \u201805","author":"Percival"},{"key":"ref25","first-page":"719","article-title":"Flush+reload: a high resolution, low noise, 13 cache side-channel attack","volume":"2014","author":"Yarom","journal-title":"ser. SEC\u201914. USA: USENIX Association"},{"key":"ref26","article-title":"Cache-collision timing attacks against aes","volume-title":"Cryptographic Hardware and Embedded Systems-CHES 2006, 8th International Workshop, ser. Lecture Notes in Computer Science"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref28","article-title":"Meltdownprime and spectreprime: Automatically-synthesized attacks exploiting invalidationbased coherence protocols","author":"Trippel","year":"2018","journal-title":"arXiv preprint arXiv:1802.03802"},{"key":"ref29","article-title":"Advanced encryption standard (aes)","author":"of Standards","year":"2001","journal-title":"Federal Information Processing Standards Publication 197"},{"issue":"3","key":"ref30","first-page":"123","article-title":"Efficient cache management techniques: Understanding cflush and fencing","volume":"15","author":"Doe","year":"2023","journal-title":"Journal of Computer Architecture"},{"key":"ref31","article-title":"Enhanced flush+reload attack on aes","author":"Seddigh","year":"2020"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0025-y"},{"key":"ref33","article-title":"Memory behavior of the spec 2000 benchmark suite","author":"Sair","year":"2000"},{"key":"ref34","article-title":"Cache side channel attacks: Cpu design as a security problem","author":"Fogh"},{"key":"ref35","article-title":"The memory behavior of data structures in c spec cpu2000 benchmarks","volume-title":"Proceedings of the 2006 SPEC Benchmark Workshop","author":"Agaram"},{"key":"ref36","article-title":"Freepdk45: A 45 nm open-source predictive process design kit","year":"2008"},{"key":"ref37","article-title":"Nangate 45 nm open cell library","year":"2008"},{"key":"ref38","volume-title":"Cadence Genus Synthesis Solution","year":"2023"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","location":"Kalamata, Greece","start":{"date-parts":[[2025,7,6]]},"end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130310.pdf?arnumber=11130310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:32:47Z","timestamp":1756355567000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130310","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}