{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:25Z","timestamp":1756357825450,"version":"3.44.0"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130316","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Digital IC Design of a 45nm CMOS Chua Encryption Architecture for Resource Limited Devices"],"prefix":"10.1109","author":[{"given":"Charanya K","family":"Rao","sequence":"first","affiliation":[{"name":"California State University - Long Beach,Department of Electrical Engineering,Long Beach,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravi","family":"Monani","sequence":"additional","affiliation":[{"name":"System Design Engineer Advanced Micro Devices,Folsom,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ava","family":"Hedayatipour","sequence":"additional","affiliation":[{"name":"California State University - Long Beach,Department of Electrical Engineering,Long Beach,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1016\/j.jisa.2019.102421"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/s11071-017-3543-9"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MWSCAS47672.2021.9531714"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JETCAS.2021.3077023"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ACCESS.2023.3331320"},{"year":"2022","author":"Monani","article-title":"Design a CMOS based encryption architecture for implantable-wearable devices through chaotic equations","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1016\/j.vlsi.2013.06.003"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISCAS.2002.1010163"},{"volume-title":"Digital Logic and Computer Design","year":"2017","author":"Mano","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ACCESS.2022.3185057"},{"key":"ref11","first-page":"5","article-title":"Synthesis flow for designing a high performance microprocessor","volume-title":"Proceedings of the 35th International Convention MIPRO","author":"Malnar"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/DATE.2011.5763015"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ASAP.2012.21"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ASICON.2017.8252484"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1007\/978-3-540-32003-6_22"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ICIIECS.2015.7192989"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.23919\/DATE48585.2020.9116536"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/DDECS.2009.5012122"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ICASIC.2001.982530"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/JEDS.2022.3231822"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1147\/rd.461.0027"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/SOCC.2016.7905454"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/VLSISATA54927.2022.10046629"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/ACCESS.2020.2986138"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/ICNSC.2015.7116097"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/ESSCIRC.2016.7598266"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/TBCAS.2014.2369576"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/ACCESS.2019.2912903"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/MWSCAS.2018.8624077"},{"author":"Hedayatipour","article-title":"Design and implementation of a multi-modal sensor with on-chip security","key":"ref30"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/DCAS51144.2020.9330647"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/APCCAS51387.2021.9687782"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/MWSCAS47672.2021.9531714"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1016\/j.vlsi.2018.10.010"},{"year":"2023","author":"Kale","article-title":"Implementation of chua\u2019s transmitter and receiver for secure communication","key":"ref35"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130316.pdf?arnumber=11130316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:32:54Z","timestamp":1756355574000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130316\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130316","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}