{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:34:02Z","timestamp":1780673642385,"version":"3.54.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130326","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Evaluating the Scalability of Binary and Ternary CNN Workloads on RRAM-based Compute-in-Memory Accelerators"],"prefix":"10.1109","author":[{"given":"Jos\u00e9","family":"Cubero-Cascante","sequence":"first","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University,Aachen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rebecca","family":"Pelke","sequence":"additional","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University,Aachen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Noah","family":"Flohr","sequence":"additional","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University,Aachen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arunkumar","family":"Vaidyanathan","sequence":"additional","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University,Aachen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University,Aachen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jan Moritz","family":"Joseph","sequence":"additional","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University,Aachen,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Modeling analog-digital-converter energy and area for compute-in-memory accelerator design","author":"Andrulis","year":"2024"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS61541.2024.00012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3172170"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/smtd.202300040"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595858"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1126\/science.aaw5581"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.21105\/joss.01746"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-2649-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-16108-9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP49357.2023.10094626"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MNANO.2023.3340321"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/5.0139583"},{"key":"ref14","article-title":"Optimizing binary and ternary neural network inference on RRAM crossbars using CIM-Explorer","author":"Pelke","year":"2025"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3043731"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/nature14441"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-023-01053-4"},{"key":"ref18","article-title":"Crosssim: accuracy simulation of analog in-memory computing","author":"Xiao"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/ac271a"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038.\/s41586-020-1942-4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838429"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s10462-023-10464-w"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","location":"Kalamata, Greece","start":{"date-parts":[[2025,7,6]]},"end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130326.pdf?arnumber=11130326","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:33:03Z","timestamp":1756355583000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130326\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130326","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}