{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:22Z","timestamp":1756357822708,"version":"3.44.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100018693","name":"Horizon Europe","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018693","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130339","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Novel Firmware Architecture leveraging Race to Sleep paradigm for Ultra-Low-Power CPS"],"prefix":"10.1109","author":[{"given":"Angelos","family":"Smyrilios","sequence":"first","affiliation":[{"name":"University of Peloponnese,Electrical & Computer Engineering Department,Patras,Greece"}]},{"given":"Evanthia","family":"Faliagka","sequence":"additional","affiliation":[{"name":"University of Peloponnese,Electrical & Computer Engineering Department,Patras,Greece"}]},{"given":"Alexandros","family":"Spournias","sequence":"additional","affiliation":[{"name":"University of Peloponnese,Electrical & Computer Engineering Department,Patras,Greece"}]},{"given":"Christos P.","family":"Antonopoulos","sequence":"additional","affiliation":[{"name":"University of Peloponnese,Electrical & Computer Engineering Department,Patras,Greece"}]},{"given":"Nikolaos","family":"Voros","sequence":"additional","affiliation":[{"name":"University of Peloponnese,Electrical & Computer Engineering Department,Patras,Greece"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/comst.2019.2962526"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2018.09.006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00032"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/app11062581"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.ifacol.2022.06.049"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2910932"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/network1030017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9020320"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMC.2010.35"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130339.pdf?arnumber=11130339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:33:15Z","timestamp":1756355595000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130339\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130339","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}