{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T17:11:15Z","timestamp":1785604275576,"version":"3.56.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130346","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Efficient Implementation of RISC-V Vector Permutation Instructions"],"prefix":"10.1109","author":[{"given":"Vasileios","family":"Titopoulos","sequence":"first","affiliation":[{"name":"Democritus University of Thrace,Electrical and Computer Engineering,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"George","family":"Alexakis","sequence":"additional","affiliation":[{"name":"Democritus University of Thrace,Electrical and Computer Engineering,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[{"name":"University of Cyprus,Electrical and Computer Engineering,Cyprus"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[{"name":"Democritus University of Thrace,Electrical and Computer Engineering,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/iiswc59245.2023.00036"},{"key":"ref2","article-title":"RISC-V vector extension (Version 1.0)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2018.2789903"},{"key":"ref4","article-title":"Intel AVX-512 - permuting data within and between AVX registers","volume-title":"Intel - Technology Guide, Tech. Rep","author":"Towner","year":"2022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1133255.1133996"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP61560.2024.00018"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454387"},{"key":"ref10","article-title":"Lem: A configurable RISC-V vector unit based on parameterized microcode expander","author":"Fang"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP54787.2022.00017"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3388896"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3575861"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00025"},{"key":"ref15","article-title":"Spatz: Clustering compact RISC-V-based vector units to maximize computing efficiency","author":"Cavalcante","year":"2023","journal-title":"arXiv preprint arXiv:2309.10137"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.23919\/DATE64628.2025.10992880","article-title":"AraXL: A physically scalable, ultra-wide RISC-V vector processor design for fast and efficient computation on long vectors","author":"Purayil","year":"2025"},{"key":"ref17","article-title":"A vector processing unit implementation for RISC-V vector extension: Functional verification and assertions on submodules","author":"Valente","year":"2020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2021.1"},{"key":"ref19","article-title":"Instruction scheduling in the saturn vector unit","author":"Zhao","year":"2024","journal-title":"arXiv preprint arXiv:2412.00997"},{"key":"ref20","article-title":"Sonicboom: The 3rd generation berkeley out-of-order machine","author":"Zhao","year":"2020"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/BF02409399"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694795"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.726558"},{"key":"ref24","article-title":"A study of BFLOAT16 for deep learning training","author":"Kalamkar","year":"2019"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1145\/3316781.3326334","article-title":"Toward an open-source digital flow: First learnings from the openroad project","volume-title":"Design Automation Conference (DAC)","author":"Ajayi"},{"key":"ref26","article-title":"RVV benchmark suite"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","location":"Kalamata, Greece","start":{"date-parts":[[2025,7,6]]},"end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130346.pdf?arnumber=11130346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:33:23Z","timestamp":1756355603000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130346\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130346","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}