{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:17Z","timestamp":1756357817983,"version":"3.44.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130349","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Towards Improving Performance Metrics of Minority Majority Inverter Graph (mMIG) Circuits"],"prefix":"10.1109","author":[{"given":"Mrunal","family":"Shende","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Indore,Department of Computer Science and Engineering,Indore,India"}]},{"given":"Bodhisatwa","family":"Mazumdar","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore,Department of Computer Science and Engineering,Indore,India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2020.2976123"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852667"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264209"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-019-01465-3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474112"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.894839"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2000812"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2111460"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.11.008"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2021.05.005"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130349.pdf?arnumber=11130349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:33:21Z","timestamp":1756355601000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130349\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130349","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}