{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:24Z","timestamp":1756357824770,"version":"3.44.0"},"reference-count":2,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130350","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Accelerating Layout Automation Using AI-Driven Smart Routing for Custom Circuit Design"],"prefix":"10.1109","author":[{"given":"Ava","family":"Hedayatipour","sequence":"first","affiliation":[{"name":"California State University,Long Beach,USA"}]},{"given":"Pouya","family":"Motakef","sequence":"additional","affiliation":[{"name":"XMIZE LLC,McLean,Virginia,USA"}]}],"member":"263","reference":[{"article-title":"Electronic design automation software market","volume-title":"MarketsandMarkets","year":"2022","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/9781119869610.ch3"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130350.pdf?arnumber=11130350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:33:28Z","timestamp":1756355608000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":2,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130350","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}