{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T05:10:23Z","timestamp":1756357823450,"version":"3.44.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T00:00:00Z","timestamp":1751760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,7,6]]},"DOI":"10.1109\/isvlsi65124.2025.11130355","type":"proceedings-article","created":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:20:15Z","timestamp":1756318815000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Universal Topological Arrays: An Efficient Solution for Provably Secure Hardware"],"prefix":"10.1109","author":[{"given":"Deepali","family":"Garg","sequence":"first","affiliation":[{"name":"Carnegie Mellon University,Pittsburgh,PA,15213"}]},{"given":"Lawrence","family":"Pileggi","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University,Pittsburgh,PA,15213"}]}],"member":"263","reference":[{"issue":"3","key":"ref1","first-page":"1210","article-title":"Supply chain complexity in the semiconductor industry: Assessment from system view and the impact of changes","volume-title":"15th IFAC Symposium onInformation Control Problems inManufacturing","volume":"48","author":"Sun"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240929"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"journal-title":"KPMG","article-title":"Managing the risks of counterfeiting in the information technology industry","year":"2006","key":"ref5"},{"author":"DARPA","key":"ref6","article-title":"Integrity and reliability of integrated circuits (iris)"},{"key":"ref7","article-title":"Trusted integrated circuits (trust)"},{"key":"ref8","article-title":"Supply chain hardware integrity for electronics defense (shield)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581564"},{"article-title":"Split manufacturing method for advanced semiconductor circuits","year":"2007","author":"Jarvis","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3378163"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2981034"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref16","article-title":"Benchmarking at the frontier of hardware security: Lessons from logic locking","author":"Tan","year":"2020","journal-title":"arXiv preprint arXiv:2006.06806"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i2.92-114"},{"key":"ref18","article-title":"Logic locking-connecting theory and practice","author":"Masserova","year":"2022","journal-title":"Cryptology ePrint Archive"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/800113.803649"},{"author":"Reimann","key":"ref20","article-title":"On this page"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref22","article-title":"Valiant\u2019s universal circuit: Improvements, implementation, and applications","author":"Lipmaa","year":"2016","journal-title":"IACR Cryptol. ePrint Arch"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49890-3_27"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1561\/9781933019857"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439302"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"251","DOI":"10.5194\/ars-4-251-2006","article-title":"Design and quantitative analysis of parametrisable eFPGA-architectures for arithmetic","volume":"4","author":"Neumann","year":"2006","journal-title":"Advances in Radio Science"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473910"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317992"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549425"}],"event":{"name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2025,7,6]]},"location":"Kalamata, Greece","end":{"date-parts":[[2025,7,9]]}},"container-title":["2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11129697\/11130193\/11130355.pdf?arnumber=11130355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T04:33:28Z","timestamp":1756355608000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11130355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,6]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/isvlsi65124.2025.11130355","relation":{},"subject":[],"published":{"date-parts":[[2025,7,6]]}}}