{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:09:30Z","timestamp":1725548970414},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/itc-asia.2017.8097107","type":"proceedings-article","created":{"date-parts":[[2017,11,6]],"date-time":"2017-11-06T16:35:46Z","timestamp":1509986146000},"page":"34-39","source":"Crossref","is-referenced-by-count":1,"title":["GPU-accelerated fault dictionary generation for the TRAX fault model"],"prefix":"10.1109","author":[{"given":"Matthew","family":"Beckler","sequence":"first","affiliation":[]},{"given":"R. D. Shawn","family":"Blanton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/DAC.1982.1585479"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/HLDVT.2009.5340175"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ICCD.1995.528932"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/1687399.1687451"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ATS.2010.12"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/1837274.1837369"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TEST.2010.5699235"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/1391469.1391679"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/DATE.2009.5090871"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ATS.2014.61"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MDT.1987.295211"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TCAD.2007.907000"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ICCD.1993.393314"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1023\/A:1008275810655"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/DAC.1988.14761"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1007\/BF00159833"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TEST.2012.6401580"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/775832.775920"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ICCAD.1988.122493"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/DATE.2012.6176532"},{"year":"0","journal-title":"NVIDIA CUDA Compute Unified Device Architecture","key":"ref22"},{"year":"0","journal-title":"OpenSPARC T2 processor","key":"ref21"},{"year":"0","journal-title":"Opengl-The Industry Standard for High Performance Graphics","key":"ref23"}],"event":{"name":"2017 International Test Conference in Asia (ITC-Asia)","start":{"date-parts":[[2017,9,13]]},"location":"Taipei","end":{"date-parts":[[2017,9,15]]}},"container-title":["2017 International Test Conference in Asia (ITC-Asia)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8086228\/8097091\/08097107.pdf?arnumber=8097107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T17:09:32Z","timestamp":1513616972000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8097107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/itc-asia.2017.8097107","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}