{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:38:03Z","timestamp":1725741483580},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/itc-asia.2017.8097109","type":"proceedings-article","created":{"date-parts":[[2017,11,6]],"date-time":"2017-11-06T16:35:46Z","timestamp":1509986146000},"page":"46-51","source":"Crossref","is-referenced-by-count":2,"title":["A run-pause-resume silicon debug technique for multiple clock domain systems"],"prefix":"10.1109","author":[{"given":"Shuo-Lian","family":"Hong","sequence":"first","affiliation":[]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ASYNC.2003.1199169"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TEST.2002.1041867"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCSII.2010.2049923"},{"key":"ref13","first-page":"1","article-title":"Eliminating Data Invalidation in Debugging Multiple-Clock Chips","author":"gao","year":"2011","journal-title":"Proc Design Automation and Test in Europe"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/VLSID.2006.71"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TVLSI.2013.2252030"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/VTS.2011.5783724"},{"year":"0","journal-title":"Opencores","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MDT.2011.42"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICCD.2016.7753280"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ASPDAC.2016.7427980"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/APCCAS.2016.7804015"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/MDT.2011.113"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1281","DOI":"10.7873\/DATE.2015.0621","article-title":"A Breakpoint-Based Silicon Debug Technique with Cycle-Granularity for Handshake-Based SoC","author":"hsin-chen chen","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MDT.2008.66"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1049\/ip-cdt:20050194"},{"key":"ref9","article-title":"Understanding Clock Domain Crossing Issues","author":"verma","year":"2007","journal-title":"EE Times"}],"event":{"name":"2017 International Test Conference in Asia (ITC-Asia)","start":{"date-parts":[[2017,9,13]]},"location":"Taipei","end":{"date-parts":[[2017,9,15]]}},"container-title":["2017 International Test Conference in Asia (ITC-Asia)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8086228\/8097091\/08097109.pdf?arnumber=8097109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,5]],"date-time":"2019-10-05T14:18:06Z","timestamp":1570285086000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8097109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/itc-asia.2017.8097109","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}