{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:50:41Z","timestamp":1725612641459},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/itc-asia.2017.8097110","type":"proceedings-article","created":{"date-parts":[[2017,11,6]],"date-time":"2017-11-06T16:35:46Z","timestamp":1509986146000},"page":"52-57","source":"Crossref","is-referenced-by-count":4,"title":["A hybrid concurrent error detection scheme for simultaneous improvement on probability of detection and diagnosability"],"prefix":"10.1109","author":[{"given":"Chih-Hao","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong-Yu","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.644041"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687418"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403592"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699237"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.285745"},{"journal-title":"SAT-compress","year":"0","key":"ref15"},{"journal-title":"zChaff SAT Solver","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043590"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.13"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.17"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183128"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818790"},{"journal-title":"System on Chip Test Architectures","year":"2008","author":"wang","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.153"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.79"}],"event":{"name":"2017 International Test Conference in Asia (ITC-Asia)","start":{"date-parts":[[2017,9,13]]},"location":"Taipei","end":{"date-parts":[[2017,9,15]]}},"container-title":["2017 International Test Conference in Asia (ITC-Asia)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8086228\/8097091\/08097110.pdf?arnumber=8097110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,11]],"date-time":"2017-12-11T17:39:18Z","timestamp":1513013958000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8097110\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/itc-asia.2017.8097110","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}