{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:04:08Z","timestamp":1756771448604,"version":"3.44.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/itc44170.2019.9000119","type":"proceedings-article","created":{"date-parts":[[2020,2,18]],"date-time":"2020-02-18T06:14:42Z","timestamp":1582006482000},"page":"1-10","source":"Crossref","is-referenced-by-count":2,"title":["Methodology of Generating Timing-Slack-Based Cell-Aware Tests"],"prefix":"10.1109","author":[{"given":"Yu-Teng","family":"Nien","sequence":"first","affiliation":[{"name":"Institute of Electronics, National Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai-Chiang","family":"Wu","sequence":"additional","affiliation":[{"name":"National Chiao Tung University,Department of Computer Science,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong-Zhen","family":"Lee","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying-Yen","family":"Chen","sequence":"additional","affiliation":[{"name":"Realtek Semiconductor Corporation,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Po-Lin","family":"Chen","sequence":"additional","affiliation":[{"name":"Realtek Semiconductor Corporation,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mason","family":"Chern","sequence":"additional","affiliation":[{"name":"Realtek Semiconductor Corporation,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jih-Nung","family":"Lee","sequence":"additional","affiliation":[{"name":"Realtek Semiconductor Corporation,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shu-Yi","family":"Kao","sequence":"additional","affiliation":[{"name":"Realtek Semiconductor Corporation,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mango Chia-Tso","family":"Chao","sequence":"additional","affiliation":[{"name":"Institute of Electronics, National Chiao Tung University,Hsinchu,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.25"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1987.1086138"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470715"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355741"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139151"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401533"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847814"},{"key":"ref17","first-page":"1","article-title":"Methodology of generating dual-cell-aware tests","author":"huang","year":"0","journal-title":"Proc of VLSI Test Symp (VTS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624906"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116301"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.24"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2001.966792"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527981"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2003.1250804"},{"key":"ref7","first-page":"161","article-title":"On the modeling and testing of gate oxide shorts in CMOS logic gates","author":"hao","year":"0","journal-title":"Proc IEEE Int l Workshop on Defect and Fault Tolerance in VLSI Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.8"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207853"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"journal-title":"Calibre® xRC™ User's Manual Version 2012 2","year":"0","key":"ref20"},{"journal-title":"PrimeTime® and PrimeTime® SI User Guide Version H-2012 12","year":"0","key":"ref22"},{"journal-title":"HSPICE User Guide Basic Simulation and Analysis Version J-2014 09","year":"0","key":"ref21"},{"journal-title":"Tessent® Scan and ATPG User's Manual Version 2014 1","year":"0","key":"ref23"}],"event":{"name":"2019 IEEE International Test Conference (ITC)","start":{"date-parts":[[2019,11,9]]},"location":"Washington, DC, USA","end":{"date-parts":[[2019,11,15]]}},"container-title":["2019 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8977396\/9000108\/09000119.pdf?arnumber=9000119","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:25:37Z","timestamp":1756754737000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9000119\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/itc44170.2019.9000119","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}