{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,30]],"date-time":"2024-12-30T18:50:47Z","timestamp":1735584647685,"version":"3.28.0"},"reference-count":54,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/itc44170.2019.9000127","type":"proceedings-article","created":{"date-parts":[[2020,2,18]],"date-time":"2020-02-18T11:14:42Z","timestamp":1582024482000},"page":"1-10","source":"Crossref","is-referenced-by-count":17,"title":["Is Backside the New Backdoor in Modern SoCs?: Invited Paper"],"prefix":"10.1109","author":[{"given":"Nidish","family":"Vashistha","sequence":"first","affiliation":[{"name":"Florida Institute for Cybersecurity (FICS) Research, University of Florida,Department of Electrical & Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M Tanjidur","family":"Rahman","sequence":"additional","affiliation":[{"name":"Florida Institute for Cybersecurity (FICS) Research, University of Florida,Department of Electrical & Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivia P.","family":"Dizon-Paradis","sequence":"additional","affiliation":[{"name":"Florida Institute for Cybersecurity (FICS) Research, University of Florida,Department of Electrical & Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Navid","family":"Asadizanjani","sequence":"additional","affiliation":[{"name":"Florida Institute for Cybersecurity (FICS) Research, University of Florida,Department of Electrical & Computer Engineering,Gainesville,FL,USA,32611"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Anti Tamper Encapsulation for An Integrated Circuit","year":"2006","author":"k\u00f6mmerling","key":"ref39"},{"key":"ref38","first-page":"9","article-title":"Design principles for tamper-resistant smartcard processors","volume":"99","author":"k\u00f6mmerling","year":"1999","journal-title":"Smartcard"},{"journal-title":"Pyrotechnic eradication of microcircuits","year":"1973","author":"keister","key":"ref33"},{"journal-title":"Method for securing communications in a pre-boot environment","year":"2001","author":"patel","key":"ref32"},{"journal-title":"Secure boot on embedded sitara™ processors","year":"0","author":"mundra","key":"ref31"},{"key":"ref30","article-title":"On the physical security of ai accelerators","author":"dhwani","year":"0","journal-title":"International Conference on Physical Assurance and Inspection of Electronics"},{"journal-title":"Anti-tamper bond wire shield for an integrated circuit","year":"1999","author":"candelore","key":"ref37"},{"journal-title":"Tamper resistant integrated circuit structure","year":"1994","author":"byrne","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TPS.2012.2227826"},{"journal-title":"Tamper-proof electronic coatings","year":"1995","author":"camilletti","key":"ref34"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_27"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.31399\/asm.cp.istfa2014p0304"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3278519"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2018.8494856"},{"journal-title":"Apple All Bionic Chip Has 6 Cores 4 Billion Transistors And 70% Faster Multi-Thread Workloads","year":"0","author":"zafar","key":"ref1"},{"journal-title":"PHEMOS-1000 Emission Microscope","year":"0","author":"photonics","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/310889.310925"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855569"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2009.39"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2009.37"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0055-0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477272"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1016\/j.procir.2014.07.115"},{"key":"ref51","article-title":"Radiation hard design in cmos image sensors","volume":"14","author":"dierickx","year":"0","journal-title":"Workshop on CMOS active pixel sensors for particle tracking CPIX"},{"key":"ref54","article-title":"Backside polishing detector: a new protection against backside attacks","author":"bou","year":"0","journal-title":"DCIS'15-XXX Conference on Design of Circuits and Integrated Systems"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046216"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2016.13"},{"journal-title":"“flip-chip” interconnections","year":"1963","key":"ref10"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_29"},{"journal-title":"Flip chip technology market 2019 global analysis industry growth sales revenue competitive landscape future trends and comprehensive research study till 2023","year":"2019","key":"ref11"},{"journal-title":"Security technology-building a secure system using trustzone technology","year":"2009","author":"arm","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-50057-7_2"},{"key":"ref14","first-page":"411","article-title":"Artifact: Architecture and cad flow for efficient formal verification of soc security policies","author":"nath","year":"0","journal-title":"2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"},{"journal-title":"Defense-in-depth A recipe for logic locking to prevail","year":"2019","author":"rahman","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2013.13"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.64"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.31399\/asm.cp.istfa2000p0003"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2015.19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2013.6599230"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858392"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134039"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.573-595"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_3"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2341610"},{"key":"ref9","article-title":"The key is left under the mat: On the inappropriate security assumption of logic locking schemes","author":"rahman","year":"2019","journal-title":"Cryptology ePrint Archive Report 2019\/719"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.31399\/asm.cp.istfa2018p0280"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2018.00081"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2170201"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741031"},{"journal-title":"Semiconductor device with backside tamper protection","year":"2012","author":"zachariasse","key":"ref42"},{"journal-title":"Secure Integrated Circuit Chip with Conductive Shield","year":"1990","author":"gilberg","key":"ref41"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.31399\/asm.cp.istfa2017p0279"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0052-3"}],"event":{"name":"2019 IEEE International Test Conference (ITC)","start":{"date-parts":[[2019,11,9]]},"location":"Washington, DC, USA","end":{"date-parts":[[2019,11,15]]}},"container-title":["2019 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8977396\/9000108\/09000127.pdf?arnumber=9000127","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:54:02Z","timestamp":1658094842000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9000127\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":54,"URL":"https:\/\/doi.org\/10.1109\/itc44170.2019.9000127","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}