{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T22:29:31Z","timestamp":1769207371634,"version":"3.49.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/itc44170.2019.9000179","type":"proceedings-article","created":{"date-parts":[[2020,2,18]],"date-time":"2020-02-18T06:14:42Z","timestamp":1582006482000},"page":"1-10","source":"Crossref","is-referenced-by-count":9,"title":["Hardware Fault Tolerance for Binary RRAM Crossbars"],"prefix":"10.1109","author":[{"given":"Arjun","family":"Chaudhuri","sequence":"first","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bonan","family":"Yan","sequence":"additional","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062310"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062248"},{"key":"ref12","article-title":"Mernristor-based multilevel memory","author":"kim","year":"2010","journal-title":"CNNA"},{"key":"ref13","author":"zhang","year":"2016","journal-title":"Understanding memristors and selectors for future storage and computing applications Modeling and analysis"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624819"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.206"},{"key":"ref16","article-title":"Sneak path testing and fault modeling for multilevel memristor-based memories","author":"kannan","year":"2013","journal-title":"ICCD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.197"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926952"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2776980"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nature14441"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-017-1973-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2996192"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116247"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51724-7_12"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2231683"},{"key":"ref9","article-title":"RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme","author":"chen","year":"2015","journal-title":"IEEE Trans Computers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/89044"},{"key":"ref20","author":"berger","year":"2017","journal-title":"Method and apparatus for bipolar memory write-verify"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.303.0326"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2017.8292053"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1167943.1167945"},{"key":"ref26","year":"0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"}],"event":{"name":"2019 IEEE International Test Conference (ITC)","location":"Washington, DC, USA","start":{"date-parts":[[2019,11,9]]},"end":{"date-parts":[[2019,11,15]]}},"container-title":["2019 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8977396\/9000108\/09000179.pdf?arnumber=9000179","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,29]],"date-time":"2025-07-29T18:27:05Z","timestamp":1753813625000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9000179\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/itc44170.2019.9000179","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}