{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:11:21Z","timestamp":1774631481958,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,1]]},"DOI":"10.1109\/itc44778.2020.9325233","type":"proceedings-article","created":{"date-parts":[[2021,1,20]],"date-time":"2021-01-20T21:17:10Z","timestamp":1611177430000},"page":"1-10","source":"Crossref","is-referenced-by-count":48,"title":["Streaming Scan Network (SSN): An Efficient Packetized Data Network for Testing of Complex SoCs"],"prefix":"10.1109","author":[{"given":"Jean-Francois","family":"Cote","sequence":"first","affiliation":[]},{"given":"Mark","family":"Kassab","sequence":"additional","affiliation":[]},{"given":"Wojciech","family":"Janiszewski","sequence":"additional","affiliation":[]},{"given":"Ricardo","family":"Rodrigues","sequence":"additional","affiliation":[]},{"given":"Reinhard","family":"Meier","sequence":"additional","affiliation":[]},{"given":"Bartosz","family":"Kaczmarek","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Orlando","sequence":"additional","affiliation":[]},{"given":"Geir","family":"Eide","sequence":"additional","affiliation":[]},{"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[]},{"given":"Glenn","family":"Colon-Bonet","sequence":"additional","affiliation":[]},{"given":"Naveen","family":"Mysore","sequence":"additional","affiliation":[]},{"given":"Ya","family":"Yin","sequence":"additional","affiliation":[]},{"given":"Pankaj","family":"Pant","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"High Bandwidth DFT Fabric Requirements for Server and Microserver SoCs","author":"colon-bonet","year":"2015","journal-title":"IEEE International Test Conference"},{"key":"ref11","article-title":"High Bandwidth Packetized DFT Fabric for Server SoCs","author":"colon-bonet","year":"2016","journal-title":"IEEE International System-on-Chip Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783724"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477308"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035294"},{"key":"ref15","year":"2014","journal-title":"Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device IEEE Standard 1687"},{"key":"ref16","article-title":"IJTAG supported 3D DFT using chiplet-footprints for testing multi-chips active interposer system","author":"dumpt","year":"2016","journal-title":"IEEE European Test Symposium"},{"key":"ref17","article-title":"A 7nm4GHz Arm®-core-based CoWoS® Chiplet Design for High Performance Computing","author":"lin","year":"2019","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699211"},{"key":"ref19","year":"2017","journal-title":"Standard for High-Speed Test Access Port and On-Chip Distribution Architecture IEEE Standard 1149 10"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref3","article-title":"Recursive Hierarchical DFT Methodology with Multilevel Clock Control and Scan Pattern Retargeting","author":"trock","year":"2016","journal-title":"Design Automation and Test in Europe Conference and Exhibition (DATE'04)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035294"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242053"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700553"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387348"},{"key":"ref1","year":"2005","journal-title":"Standard Testability Method for Embedded Core-based Integrated Circuits IEEE Standard 1500"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651898"}],"event":{"name":"2020 IEEE International Test Conference (ITC)","location":"Washington, DC, USA","start":{"date-parts":[[2020,11,1]]},"end":{"date-parts":[[2020,11,6]]}},"container-title":["2020 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9325188\/9325208\/09325233.pdf?arnumber=9325233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:58:11Z","timestamp":1656453491000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9325233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,1]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/itc44778.2020.9325233","relation":{},"subject":[],"published":{"date-parts":[[2020,11,1]]}}}