{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,8]],"date-time":"2025-11-08T22:54:01Z","timestamp":1762642441670,"version":"3.28.0"},"reference-count":44,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,1]]},"DOI":"10.1109\/itc44778.2020.9325234","type":"proceedings-article","created":{"date-parts":[[2021,1,20]],"date-time":"2021-01-20T21:17:10Z","timestamp":1611177430000},"page":"1-10","source":"Crossref","is-referenced-by-count":4,"title":["Logic Fault Diagnosis of Hidden Delay Defects"],"prefix":"10.1109","author":[{"given":"Stefan","family":"Holst","sequence":"first","affiliation":[]},{"given":"Matthias","family":"Kampmann","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Sprenger","sequence":"additional","affiliation":[]},{"given":"Jan Dennis","family":"Reimer","sequence":"additional","affiliation":[]},{"given":"Sybille","family":"Hellebrand","sequence":"additional","affiliation":[]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2611760"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270196"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297627"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090875"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.177"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1984.5005582"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2598560"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2714564"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035360"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.26"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2864255"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.62"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231090"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675604"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.3952"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/54.173329"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5597-1"},{"key":"ref19","first-page":"117","article-title":"Gate-delay fault diagnosis using the inject-and-evaluate paradigm","author":"wang","year":"2002","journal-title":"Proc IEEE Int Defect and Fault-Tolerance in VLSI Systems Symp (DFT)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126619400012"},{"key":"ref4","first-page":"140","article-title":"SRAM PFET and NFET super FIN characterization","author":"wei","year":"2017","journal-title":"Proc Int Symp for Testing and Failure Analysis (ISTFA)"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519305"},{"key":"ref6","article-title":"Defining faster-than-at-speed delay tests","volume":"2","author":"amodeo","year":"2005","journal-title":"Cadence Nanometer Test Quarterly eNewsletter"},{"key":"ref29","first-page":"3.3","article-title":"A hybrid space compactor for adaptive X-handling","author":"maaz","year":"2019","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"key":"ref5","first-page":"105","article-title":"Experiments at detecting delay faults using multiple higher frequency clocks and results from neighboring die","author":"yan","year":"2003","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139131"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028679"},{"journal-title":"Test and Diagnosis for Small-Delay Defects","year":"2011","author":"tehranipoor","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231084"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560326"},{"key":"ref20","first-page":"418","article-title":"Timing-reasoning-based delay fault diagnosis","author":"yang","year":"2006","journal-title":"Proc Design Automation and Test in Europe (DATE) Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.44"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.30"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-009-5109-3"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.23"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2009.4938058"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009164"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000143"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270315"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2015.7114547"}],"event":{"name":"2020 IEEE International Test Conference (ITC)","start":{"date-parts":[[2020,11,1]]},"location":"Washington, DC, USA","end":{"date-parts":[[2020,11,6]]}},"container-title":["2020 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9325188\/9325208\/09325234.pdf?arnumber=9325234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:58:11Z","timestamp":1656453491000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9325234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,1]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/itc44778.2020.9325234","relation":{},"subject":[],"published":{"date-parts":[[2020,11,1]]}}}