{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:39:52Z","timestamp":1730277592278,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,1]]},"DOI":"10.1109\/itc44778.2020.9325238","type":"proceedings-article","created":{"date-parts":[[2021,1,20]],"date-time":"2021-01-20T16:17:10Z","timestamp":1611159430000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["High Speed Serial Links Risk Assessment in Industrial Post-Silicon Validation Exploiting Machine Learning Techniques"],"prefix":"10.1109","author":[{"given":"Cesar A.","family":"Sanchez-Martinez","sequence":"first","affiliation":[]},{"given":"Paulo","family":"Lopez-Meyer","sequence":"additional","affiliation":[]},{"given":"Esdras","family":"Juarez-Hernandez","sequence":"additional","affiliation":[]},{"given":"Aaron","family":"Desiga-Orenday","sequence":"additional","affiliation":[]},{"given":"Andres","family":"Viveros-Wacher","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.938367"},{"key":"ref11","first-page":"161","article-title":"Design and modeling of a 16-bit 1.5msps successive approximation adc with non-binary capacitor array","author":"miller","year":"2003","journal-title":"Proc Great Lakes Symp VLSI"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LAMC.2016.7851268"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429502"},{"key":"ref14","first-page":"360","article-title":"Accelerating jitter tolerance qualification for high speed serial interfaces","author":"fan","year":"2009","journal-title":"IEEE Int Symp Quality Electronic Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511801389"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2017.00114"},{"journal-title":"AdaBoost and the Super Bowl of Classifiers","year":"2016","author":"rojas","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/S0925-2312(03)00431-4"},{"journal-title":"A Practical Guide to Support Vector Classification","year":"2004","author":"hsu","key":"ref19"},{"journal-title":"Peripheral Component Interconnect Express 3 1 Specification","year":"2016","key":"ref4"},{"journal-title":"MATLAB Deep Learning Toolbox and Classification Learner App Release 2017b The MathWorks Inc Natick","year":"0","key":"ref27"},{"key":"ref3","article-title":"Electrical system-validation methodology for embedded display port","author":"shkolnitsky","year":"2010","journal-title":"White Paper Intel Corporation"},{"journal-title":"Universal Serial Bus Revision 3 1 Specification","year":"2016","key":"ref6"},{"journal-title":"Serial Advanced Technology Attachment 3 2 Specification","year":"2016","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2757937"},{"journal-title":"The XA Interface","year":"2016","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837278"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818767"},{"journal-title":"White Paper Intel Corporation","article-title":"Intel platform and component validation - a commitment to quality, reliability and compatibility","year":"2003","key":"ref1"},{"journal-title":"Introduction to Machine Learning","year":"2004","author":"alpaydin","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2018.2854560"},{"journal-title":"Pattern Classification","year":"2001","author":"duda","key":"ref21"},{"key":"ref24","first-page":"771","article-title":"A short introduction to boosting","volume":"14","author":"freund","year":"1999","journal-title":"Journal of Japanese Society for Artificial Intelligence"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007614523901"},{"journal-title":"Principal Component Analysis","year":"2002","author":"jolliffe","key":"ref26"},{"journal-title":"Advanced Data Mining Techniques","year":"2008","author":"olson","key":"ref25"}],"event":{"name":"2020 IEEE International Test Conference (ITC)","start":{"date-parts":[[2020,11,1]]},"location":"Washington, DC, USA","end":{"date-parts":[[2020,11,6]]}},"container-title":["2020 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9325188\/9325208\/09325238.pdf?arnumber=9325238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:58:11Z","timestamp":1656439091000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9325238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,1]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/itc44778.2020.9325238","relation":{},"subject":[],"published":{"date-parts":[[2020,11,1]]}}}