{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:23:04Z","timestamp":1772119384497,"version":"3.50.1"},"reference-count":45,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,1]]},"DOI":"10.1109\/itc44778.2020.9325273","type":"proceedings-article","created":{"date-parts":[[2021,1,20]],"date-time":"2021-01-20T21:17:10Z","timestamp":1611177430000},"page":"1-9","source":"Crossref","is-referenced-by-count":17,"title":["Fail Memory Configuration Set for RA Estimation"],"prefix":"10.1109","author":[{"given":"Hayoung","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keewon","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wooheon","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seungtaek","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Woosik","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2017.2778301"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2606499"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2818725"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2750702"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2017.8368791"},{"key":"ref30","first-page":"2174","article-title":"Optimized built-in self-repair for multiple memories","volume":"24","author":"kang","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2015.7401691"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243969"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2920999"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2006.874942"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2954549"},{"key":"ref11","first-page":"478","article-title":"A fast redundancy analysis algorithm in ATE for repairing faulty memories","volume":"34","author":"cho","year":"2012","journal-title":"ETRI J"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.13.0112.0467"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2014.7087609"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2760505"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821925"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.28"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2007.10"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2354378"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2044846"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2288637"},{"key":"ref3","first-page":"34","article-title":"Efficient built-in redundancy analysis for embedded memories with 2-D redundancy","volume":"4","author":"lu","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586118"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085465"},{"key":"ref5","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","volume":"57","author":"tarr","year":"1984","journal-title":"Electronics"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74510"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/TCAD.1987.1270266","article-title":"On the repair of redundant RAM’s","volume":"6","author":"wey","year":"1987","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294737"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.19"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2354381"},{"key":"ref20","first-page":"481","article-title":"Algebra-logical method for SoC embedded memory repair","author":"hahanov","year":"2008","journal-title":"Proc Int Conf Mixed Design of Integrated Circuits and System"},{"key":"ref45","first-page":"33","article-title":"RAMSES-D: DRAM fault simulator supporting weighted coupling fault","author":"hsing","year":"2007","journal-title":"Proc IEEE Int Workshop Memory Technol Design Test"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005988"},{"key":"ref21","first-page":"698","article-title":"Diagonosis and repair method of SoC memory","volume":"7","author":"hahanov","year":"2008","journal-title":"WSEAS Trans Circuits Syst"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/66.97808"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062830"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050655"},{"key":"ref23","first-page":"353","article-title":"An Area-efficient Built-in Redundancy Analysis for Embedded Memories with Optimal Repair Rate using 2-D Redundancy","author":"lee","year":"2009","journal-title":"Proc Int SoC Design Conf"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250090"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2012.12.3.266"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/92.285750"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.10.0210.0097"}],"event":{"name":"2020 IEEE International Test Conference (ITC)","location":"Washington, DC, USA","start":{"date-parts":[[2020,11,1]]},"end":{"date-parts":[[2020,11,6]]}},"container-title":["2020 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9325188\/9325208\/09325273.pdf?arnumber=9325273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:58:11Z","timestamp":1656453491000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9325273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,1]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/itc44778.2020.9325273","relation":{},"subject":[],"published":{"date-parts":[[2020,11,1]]}}}