{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:04:56Z","timestamp":1740099896456,"version":"3.37.3"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007891","name":"Ryerson University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007891","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,1]]},"DOI":"10.1109\/itc44778.2020.9325274","type":"proceedings-article","created":{"date-parts":[[2021,1,20]],"date-time":"2021-01-20T21:17:10Z","timestamp":1611177430000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["A Unified Method of Designing Signature Analyzers for Digital and Mixed-Signal Circuits Testing"],"prefix":"10.1109","author":[{"given":"Vadim","family":"Geurkov","sequence":"first","affiliation":[]},{"given":"Lev","family":"Kirischian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/43.703834"},{"key":"ref3","first-page":"65","article-title":"A multi-mode signature analyzer for analog and mixed circuits","author":"renovell","year":"1976","journal-title":"VLSI Integrated Systems on Silicon"},{"year":"1972","author":"peterson","journal-title":"Error Correcting Codes","key":"ref10"},{"key":"ref6","first-page":"2","article-title":"Signature analysis: a new digital field service method","volume":"28","author":"frohwerk","year":"1977","journal-title":"Hewlett Packard Journal"},{"year":"2004","author":"dummit","journal-title":"Abstract Algebra","key":"ref11"},{"key":"ref5","first-page":"114","article-title":"Check sum test methods","author":"hayes","year":"1976","journal-title":"Proc IEEE Int Fault-Tolerant Computing Symposium"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1155\/2014\/465907"},{"year":"1974","author":"rao","journal-title":"Error Coding for Arithmetic Processors","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/AUTEST.2017.8080505"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/82.142030"},{"year":"2004","author":"lin","journal-title":"Error Control Coding","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/43.293951"}],"event":{"name":"2020 IEEE International Test Conference (ITC)","start":{"date-parts":[[2020,11,1]]},"location":"Washington, DC, USA","end":{"date-parts":[[2020,11,6]]}},"container-title":["2020 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9325188\/9325208\/09325274.pdf?arnumber=9325274","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:51:21Z","timestamp":1656453081000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9325274\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/itc44778.2020.9325274","relation":{},"subject":[],"published":{"date-parts":[[2020,11,1]]}}}